wbrueckner / cv2pynq
Python package which accelerates OpenCV image filtering functions for the PYNQ framework
☆46Updated 6 years ago
Alternatives and similar repositories for cv2pynq:
Users that are interested in cv2pynq are comparing it to the libraries listed below
- This project describes how the cv2PYNQ python library was built☆20Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆68Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆50Updated 5 years ago
- ☆83Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- ☆45Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆93Updated last year
- A demo for accelerating sobel in xilinx's fpga pynq☆19Updated 2 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆150Updated 5 years ago
- ☆27Updated 7 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆45Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆46Updated 4 years ago
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆15Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆54Updated 5 years ago
- 中文:☆97Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- ☆246Updated 4 years ago