DeepWok / maseLinks
Machine-Learning Accelerator System Exploration Tools
☆183Updated last month
Alternatives and similar repositories for mase
Users that are interested in mase are comparing it to the libraries listed below
Sorting:
- A survey on Hardware Accelerated LLMs☆60Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- NeuraLUT-Assemble☆43Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆168Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆171Updated last week
- Allo Accelerator Design and Programming Framework☆306Updated this week
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- ☆113Updated last year
- ☆74Updated 2 months ago
- ☆61Updated 8 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- Implementation of Microscaling data formats in SystemVerilog.☆28Updated 5 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated this week
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆54Updated 4 months ago
- DNN Compiler for Heterogeneous SoCs☆55Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆60Updated last month
- FSA: Fusing FlashAttention within a Single Systolic Array☆68Updated 3 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- ☆64Updated 7 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year