Machine-Learning Accelerator System Exploration Tools
☆200Mar 21, 2026Updated this week
Alternatives and similar repositories for mase
Users that are interested in mase are comparing it to the libraries listed below
Sorting:
- ☆40Nov 27, 2025Updated 3 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Feb 9, 2024Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆30Jul 6, 2025Updated 8 months ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆24Oct 25, 2023Updated 2 years ago
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆56May 29, 2024Updated last year
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London☆21Updated this week
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- ☆65May 6, 2020Updated 5 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆361Mar 13, 2026Updated last week
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 7 months ago
- IREE plugin repository for the AMD AIE accelerator☆122Updated this week
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆186Jan 23, 2026Updated last month
- ☆22Sep 27, 2022Updated 3 years ago
- ☆128Updated this week
- ☆15Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 8 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Here you can find the Python exercises for ML course☆16Oct 7, 2025Updated 5 months ago
- A survey on Hardware Accelerated LLMs☆61Jan 13, 2025Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated last month
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- ☆20Sep 28, 2024Updated last year
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆168Mar 12, 2026Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- egraph <-> json☆16Dec 29, 2025Updated 2 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated last week
- ☆12Jul 20, 2022Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- Processor CI project Website☆10Jul 1, 2025Updated 8 months ago