DeepWok / maseLinks
Machine-Learning Accelerator System Exploration Tools
☆183Updated 2 weeks ago
Alternatives and similar repositories for mase
Users that are interested in mase are comparing it to the libraries listed below
Sorting:
- A survey on Hardware Accelerated LLMs☆59Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- Allo Accelerator Design and Programming Framework☆297Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆63Updated 4 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆165Updated 9 months ago
- ☆111Updated last year
- DNN Compiler for Heterogeneous SoCs☆53Updated last week
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- ☆60Updated 7 months ago
- NeuraLUT-Assemble☆43Updated 2 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆62Updated 3 months ago
- ☆71Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆51Updated 3 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆229Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆27Updated 4 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 2 weeks ago
- ☆116Updated last week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 5 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated last week
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year