os-hxfan / tutorial_TFLite_android
Tutorial of how to deloy DNN on android device using TFLite
☆12Updated 5 years ago
Alternatives and similar repositories for tutorial_TFLite_android:
Users that are interested in tutorial_TFLite_android are comparing it to the libraries listed below
- Personal Website☆11Updated last month
- The implementation of E3DNet☆17Updated 5 years ago
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- ☆19Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- ☆10Updated 2 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆48Updated 6 years ago
- ☆56Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 4 years ago
- ☆10Updated 2 years ago
- ☆71Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- ☆69Updated 4 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆43Updated 2 years ago
- ☆25Updated 2 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆11Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- Verilog implementation of Softmax function☆56Updated 2 years ago
- ☆23Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆46Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago