Residual Binarized Neural Network
☆43Mar 30, 2018Updated 8 years ago
Alternatives and similar repositories for ReBNet
Users that are interested in ReBNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆66May 6, 2020Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆117Jun 12, 2024Updated 2 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆315Nov 16, 2020Updated 5 years ago
- ☆253Oct 13, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- Partial implementation of NVIDIA® cuDNN API for Coriander, OpenCL 1.2☆22Apr 21, 2025Updated last year
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Sep 16, 2018Updated 7 years ago
- PyTorch Implementation of XNOR-Net☆495Feb 27, 2023Updated 3 years ago
- BMXNet: An Open-Source Binary Neural Network Implementation Based on MXNet☆17Dec 5, 2018Updated 7 years ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated last month
- [ICCV 2021] Code release for "Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks"☆33Jul 24, 2022Updated 3 years ago
- ☆92Apr 15, 2020Updated 6 years ago
- A PyTorch + Python 3.x implementation of the Echo protocol☆10Mar 12, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Numerical experiments on Jacobi SVD algorithm☆10Jun 3, 2018Updated 8 years ago
- Courbariaux, Matthieu, Yoshua Bengio, and Jean-Pierre David. "Binaryconnect: Training deep neural networks with binary weights during pro…☆12Aug 31, 2020Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 6 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- A script to convert floating-point CNN models into generalized low-precision ShiftCNN representation☆57Jul 14, 2017Updated 8 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Jan 18, 2018Updated 8 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Structured Binary Neural Networks for Image Recognition☆16Oct 12, 2022Updated 3 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- The code for our paper "Neural Architecture Search as Program Transformation Exploration"☆17Apr 28, 2021Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- binary weight neural network implementation on tensorflow☆54Mar 23, 2018Updated 8 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- ☆11Jun 29, 2021Updated 5 years ago
- LCNN: Lookup-based Convolutional Neural Network☆52Oct 12, 2017Updated 8 years ago
- Sample code for classifying images into two categories using Caffe features + SVM.☆10Dec 21, 2014Updated 11 years ago
- ☆12Aug 10, 2018Updated 7 years ago