mohaghasemzadeh / ReBNetLinks
Residual Binarized Neural Network
☆43Updated 7 years ago
Alternatives and similar repositories for ReBNet
Users that are interested in ReBNet are comparing it to the libraries listed below
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆58Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆71Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆33Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆88Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- ☆71Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Vitis HLS Library for FINN☆197Updated last week
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago