os-hxfan / E3DNet
The implementation of E3DNet
☆17Updated 5 years ago
Alternatives and similar repositories for E3DNet:
Users that are interested in E3DNet are comparing it to the libraries listed below
- Tutorial of how to deloy DNN on android device using TFLite☆12Updated 5 years ago
- Personal Website☆11Updated 2 weeks ago
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- ☆71Updated 2 years ago
- ☆19Updated 4 years ago
- ☆57Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆129Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆26Updated last month
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆17Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- ☆33Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- ☆10Updated 5 months ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- ☆20Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- ☆70Updated 5 years ago
- ☆18Updated 2 years ago