os-hxfan / E3DNet
The implementation of E3DNet
☆17Updated 5 years ago
Alternatives and similar repositories for E3DNet:
Users that are interested in E3DNet are comparing it to the libraries listed below
- Tutorial of how to deloy DNN on android device using TFLite☆12Updated 5 years ago
- Personal Website☆11Updated last month
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- ☆19Updated 3 years ago
- ☆10Updated 2 months ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆56Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- ☆71Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆48Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆22Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- ☆69Updated 4 years ago
- ☆32Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 10 months ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆13Updated 4 years ago