os-hxfan / E3DNet
The implementation of E3DNet
☆17Updated 5 years ago
Alternatives and similar repositories for E3DNet:
Users that are interested in E3DNet are comparing it to the libraries listed below
- Tutorial of how to deloy DNN on android device using TFLite☆12Updated 5 years ago
- Personal Website☆11Updated 2 months ago
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- ☆71Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆57Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆19Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆33Updated 5 years ago
- ☆70Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- ☆16Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆9Updated 2 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆44Updated 10 months ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆10Updated 4 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- ☆15Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆19Updated 11 months ago