jmduarte / JEDInet-code

Related projects: ⓘ

• eric-moreno / IN
  Interaction Graph Network for Hbb
  ☆11Updated 3 years ago
• FPGA4HEP / course_material
  ☆35Updated 5 years ago
• thesps / conifer
  Fast inference of Boosted Decision Trees in FPGAs
  ☆47Updated 2 weeks ago
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆31Updated 11 months ago
• fastmachinelearning / models
  Models and examples built with hls4ml
  ☆12Updated 4 years ago
• calad0i / HGQ
  High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs
  ☆11Updated last month
• dr-liangma / shiftNet
  ☆13Updated 4 years ago
• Licheng-Guo / vivado-hls-broadcast-optimization
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Updated 3 years ago
• AlexMontgomerie / fpgaconvnet-hls
  ☆23Updated last month
• FNALLPC / machine-learning-hats
  FNAL LPC Machine Learning HATS
  ☆18Updated last week
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆29Updated 2 years ago
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆51Updated 2 years ago
• minhhn2910 / QPyTorch
  Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond
  ☆13Updated last year
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆25Updated 4 months ago
• maestro-project / gamma-timeloop
  ☆10Updated 10 months ago
• os-hxfan / os-hxfan.github.io
  Personal Website
  ☆11Updated 2 months ago
• Yang-YiFan / DiracDeltaNet
  PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
  ☆30Updated 5 years ago
• cms-l1t-offline / cmssw
  CMS Offline Software
  ☆17Updated last month
• template-hls / template-hls-float
  ☆27Updated 5 years ago
• jet-net / JetNet
  For developing and reproducing ML + HEP projects.
  ☆22Updated 2 weeks ago
• lucamocerino / Binary-Neural-Networks-PyTorch-1.0
  BNNs (XNOR, BNN and DoReFa) implementation for PyTorch 1.0+
  ☆39Updated last year
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆44Updated 6 years ago
• exatrkx / exatrkx-neurips19
  Code and instructions to reproduce the results of our NeurIPS 2019 paper
  ☆13Updated last year
• zhguanw / lin-analyzer
  A high-level performance analysis tool for FPGA-based accelerators
  ☆18Updated 7 years ago
• os-hxfan / BayesNN_FPGA
  FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
  ☆20Updated last year
• neurosim / DNN_NeuroSim_V1.2
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆8Updated 3 years ago
• AaronJing / ApproxTrain
  ☆17Updated last year
• plumerai / rethinking-bnn-optimization
  Implementation for the paper "Latent Weights Do Not Exist: Rethinking Binarized Neural Network Optimization"
  ☆73Updated 4 years ago
• awai54st / Logic-Shrinkage
  ☆20Updated last year
• UCLA-VAST / FlexCNN
  ☆65Updated last year