MartaAndronic / PolyLUT
PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial function learning to exploit the flexibility of the FPGA soft logic.
☆37Updated 7 months ago
Related projects: ⓘ
- A collection of tutorials for the fpgaConvNet framework.☆28Updated last month
- Verilog implementation of Softmax function☆45Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆14Updated 6 months ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆31Updated 11 months ago
- ☆23Updated 6 months ago
- Open-source of MSD framework☆14Updated last year
- ☆65Updated last year
- ☆32Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆58Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆34Updated this week
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆103Updated last year
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆119Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- ☆17Updated last year
- ☆38Updated last week
- ☆53Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆30Updated 9 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆25Updated 3 months ago
- Designs for finalist teams of the DAC System Design Contest☆34Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- ☆17Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆25Updated last month
- HLS implemented systolic array structure☆38Updated 6 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆29Updated last year
- ☆20Updated last year