MartaAndronic / PolyLUT
PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial function learning to exploit the flexibility of the FPGA soft logic.
☆50Updated last year
Alternatives and similar repositories for PolyLUT:
Users that are interested in PolyLUT are comparing it to the libraries listed below
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆19Updated this week
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- ☆57Updated 4 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆15Updated 6 months ago
- An FPGA Accelerator for Transformer Inference☆78Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- Open-source of MSD framework☆16Updated last year
- An LSTM template and a few examples using Vivado HLS☆44Updated 10 months ago
- ☆10Updated 3 months ago
- ☆23Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆42Updated 2 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- Library of approximate arithmetic circuits☆54Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆26Updated 3 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆123Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆75Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated this week
- ☆71Updated 2 years ago
- ☆33Updated last week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆30Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- Verilog implementation of Softmax function☆59Updated 2 years ago
- ☆87Updated 9 months ago
- ☆12Updated 9 months ago