MartaAndronic / PolyLUTLinks
PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial function learning to exploit the flexibility of the FPGA soft logic.
☆53Updated last year
Alternatives and similar repositories for PolyLUT
Users that are interested in PolyLUT are comparing it to the libraries listed below
Sorting:
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆32Updated 2 months ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- ☆58Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- ☆10Updated 6 months ago
- ☆71Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- ☆27Updated 2 months ago
- ☆33Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ☆35Updated 2 months ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- ☆44Updated 2 years ago
- ☆30Updated 6 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆94Updated 11 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago