MartaAndronic / PolyLUTLinks
PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial function learning to exploit the flexibility of the FPGA soft logic.
☆53Updated last year
Alternatives and similar repositories for PolyLUT
Users that are interested in PolyLUT are comparing it to the libraries listed below
Sorting:
- NeuraLUT-Assemble☆41Updated 3 weeks ago
- ☆60Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- ☆72Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆87Updated 7 months ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆47Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- ☆23Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- ☆28Updated 5 months ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- ☆37Updated 5 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆10Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆62Updated 3 weeks ago
- Open-source of MSD framework☆16Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago