MartaAndronic / PolyLUT
PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial function learning to exploit the flexibility of the FPGA soft logic.
☆46Updated last year
Alternatives and similar repositories for PolyLUT:
Users that are interested in PolyLUT are comparing it to the libraries listed below
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆18Updated 10 months ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 7 months ago
- Open-source of MSD framework☆16Updated last year
- ☆10Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- ☆71Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆18Updated 10 months ago
- ☆33Updated 3 weeks ago
- Implementation of Microscaling data formats in SystemVerilog.☆14Updated 5 months ago
- Verilog implementation of Softmax function☆56Updated 2 years ago
- ☆56Updated 4 years ago
- ☆25Updated 2 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆32Updated last month
- ☆69Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆76Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆45Updated last month
- An LSTM template and a few examples using Vivado HLS☆44Updated 9 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆129Updated last month
- HLS implemented systolic array structure☆41Updated 7 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆121Updated last year