MartaAndronic / PolyLUTLinks
PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial function learning to exploit the flexibility of the FPGA soft logic.
☆54Updated last year
Alternatives and similar repositories for PolyLUT
Users that are interested in PolyLUT are comparing it to the libraries listed below
Sorting:
- NeuraLUT-Assemble☆43Updated 3 months ago
- ☆63Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- ☆31Updated 8 months ago
- ☆72Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ☆22Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated this week
- Implementation of Microscaling data formats in SystemVerilog.☆28Updated 5 months ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Updated last year
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Verilog implementation of Softmax function☆77Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- ☆38Updated 8 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆106Updated 10 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago