PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial function learning to exploit the flexibility of the FPGA soft logic.
☆59Feb 9, 2024Updated 2 years ago
Alternatives and similar repositories for PolyLUT
Users that are interested in PolyLUT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NeuraLUT-Assemble☆54Aug 20, 2025Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆122Jun 12, 2024Updated 2 years ago
- ☆22Sep 27, 2022Updated 4 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆34Jul 6, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- ☆69May 6, 2020Updated 6 years ago
- Machine-Learning Accelerator System Exploration Tools☆203Sep 17, 2026Updated 3 weeks ago
- ☆32Mar 31, 2025Updated last year
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- ☆34Nov 7, 2024Updated last year
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Aug 2, 2024Updated 2 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- The official implementation of "NAS-BNN: Neural Architecture Search for Binary Neural Networks"☆14Aug 30, 2024Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆56Sep 20, 2024Updated 2 years ago
- ReducedLUT: Table Decomposition with "Don't Care" Conditions [FPGA'25]☆36Mar 30, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆15May 18, 2022Updated 4 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆31Nov 5, 2021Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 4 years ago
- TQT's pytorch implementation.☆22Dec 17, 2021Updated 4 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆63Updated this week
- [FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs☆55Apr 12, 2026Updated 5 months ago
- ☆21Nov 18, 2022Updated 3 years ago
- [ECCV 2022] SuperTickets: Drawing Task-Agnostic Lottery Tickets from Supernets via Jointly Architecture Searching and Parameter Pruning☆20Jul 7, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- [ECCV 2022 & T-PAMI 2024] Multiple Look-Up Tables for Efficient Image Restoration☆119Jun 30, 2025Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 5 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated 2 years ago
- Course material for ELEC50009☆15Jan 23, 2025Updated last year
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 6 years ago