MartaAndronic / NeuraLUTLinks
NeuraLUT-Assemble
☆41Updated last month
Alternatives and similar repositories for NeuraLUT
Users that are interested in NeuraLUT are comparing it to the libraries listed below
Sorting:
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- ☆23Updated 2 years ago
- ☆60Updated 5 years ago
- ☆72Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 6 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 4 months ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- ☆63Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- ☆37Updated 6 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated last week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆158Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- Machine-Learning Accelerator System Exploration Tools☆178Updated this week
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated 2 months ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 5 months ago
- ☆34Updated 6 years ago