NeuraLUT-Assemble
☆47Aug 20, 2025Updated 6 months ago
Alternatives and similar repositories for NeuraLUT
Users that are interested in NeuraLUT are comparing it to the libraries listed below
Sorting:
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆56Feb 9, 2024Updated 2 years ago
- A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs☆35Mar 30, 2025Updated 11 months ago
- ☆22Sep 27, 2022Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- A tool to generate optimized hardware files for univariate functions.☆15Sep 5, 2024Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆29Jul 6, 2025Updated 8 months ago
- ☆20Mar 6, 2022Updated 4 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- ☆31Nov 7, 2024Updated last year
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆43Jul 3, 2025Updated 8 months ago
- ☆65May 6, 2020Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- ☆11Feb 24, 2025Updated last year
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- ☆11Jun 29, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆215Feb 25, 2026Updated last week
- The official implementation of "NAS-BNN: Neural Architecture Search for Binary Neural Networks"☆13Aug 30, 2024Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆183Aug 16, 2025Updated 6 months ago
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆15May 18, 2022Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 8 months ago
- ☆90Oct 18, 2023Updated 2 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆14Jun 24, 2020Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago