NeuraLUT-Assemble
☆51Aug 20, 2025Updated 11 months ago
Alternatives and similar repositories for NeuraLUT
Users that are interested in NeuraLUT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆58Feb 9, 2024Updated 2 years ago
- ReducedLUT: Table Decomposition with "Don't Care" Conditions [FPGA'25]☆36Mar 30, 2025Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆118Jun 12, 2024Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆14Sep 5, 2024Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆34Jul 6, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Mar 6, 2022Updated 4 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- ☆34Nov 7, 2024Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated last year
- ☆67May 6, 2020Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Vitis HLS Library for FINN☆224May 27, 2026Updated last month
- Open-source AI acceleration on FPGA: from ONNX to RTL☆56Jun 4, 2026Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆193Mar 8, 2026Updated 4 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Machine-Learning Accelerator System Exploration Tools☆204Jul 13, 2026Updated last week
- SYCL-based 2D Stencil Simulation Framework☆18May 3, 2026Updated 2 months ago
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆47Jul 3, 2025Updated last year
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Efficient in-memory representation for ONNX, in Python☆45Updated this week
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆367Oct 17, 2023Updated 2 years ago
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 6 years ago
- Code for our MIDL 2021 submission☆17Mar 18, 2021Updated 5 years ago
- ☆18Jan 22, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆24Oct 25, 2023Updated 2 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- ☆50Mar 6, 2026Updated 4 months ago
- ☆10Jan 15, 2023Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆29Oct 29, 2021Updated 4 years ago
- ☆15Jun 24, 2025Updated last year
- Differentiable Weightless Neural Networks☆44Feb 2, 2026Updated 5 months ago