MartaAndronic / NeuraLUTLinks
NeuraLUT-Assemble
☆43Updated 3 months ago
Alternatives and similar repositories for NeuraLUT
Users that are interested in NeuraLUT are comparing it to the libraries listed below
Sorting:
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- ☆22Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆101Updated last year
- ☆63Updated 5 years ago
- ☆72Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated last week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 3 weeks ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆38Updated 8 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 4 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆57Updated 7 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated last year
- ☆64Updated 7 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆45Updated 2 weeks ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated last month
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- Machine-Learning Accelerator System Exploration Tools☆183Updated 3 weeks ago
- ☆31Updated 8 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆28Updated 4 months ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆17Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago