MartaAndronic / NeuraLUT
NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
☆13Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for NeuraLUT
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆12Updated 2 months ago
- ☆20Updated 2 years ago
- ☆70Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated 2 weeks ago
- ☆32Updated 5 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆27Updated 2 weeks ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- ☆33Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆36Updated 6 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated 2 weeks ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆30Updated this week
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- ☆60Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆18Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- ☆24Updated 8 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago