MartaAndronic / NeuraLUTLinks
NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
☆37Updated 4 months ago
Alternatives and similar repositories for NeuraLUT
Users that are interested in NeuraLUT are comparing it to the libraries listed below
Sorting:
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- ☆23Updated 2 years ago
- ☆58Updated 5 years ago
- ☆72Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- ☆62Updated 3 months ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- Machine-Learning Accelerator System Exploration Tools☆173Updated 2 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆36Updated 4 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- ☆25Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆28Updated 4 months ago
- A collection of tutorials for the fpgaConvNet framework.☆43Updated 10 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated 3 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 11 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆53Updated 10 months ago