MartaAndronic / NeuraLUTLinks
NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
☆32Updated 2 months ago
Alternatives and similar repositories for NeuraLUT
Users that are interested in NeuraLUT are comparing it to the libraries listed below
Sorting:
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- ☆23Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- ☆71Updated 2 years ago
- ☆58Updated 5 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- ☆30Updated 6 months ago
- ☆35Updated 2 months ago
- ☆94Updated 11 months ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆27Updated 2 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de …☆36Updated 2 weeks ago
- ☆33Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 6 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆16Updated 3 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆46Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- A research shell for Alveo V80☆13Updated this week