laurentc2 / SKY130_for_KLayoutLinks
KLayout technology files for Skywater SKY130
☆39Updated last year
Alternatives and similar repositories for SKY130_for_KLayout
Users that are interested in SKY130_for_KLayout are comparing it to the libraries listed below
Sorting:
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- Circuit Automatic Characterization Engine☆49Updated 4 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆65Updated 2 months ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Parasitic capacitance analysis of foundry metal stackups☆12Updated last month
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- LAYout with Gridded Objects v2☆57Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆32Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- BAG framework☆40Updated 11 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- ☆18Updated last year
- ☆81Updated 5 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Files for Advanced Integrated Circuits☆29Updated last month
- ☆41Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated last year
- A python3 gm/ID starter kit☆49Updated 9 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 7 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆119Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 3 months ago
- Reinforcement learning assisted analog layout design flow.☆25Updated 10 months ago
- ☆47Updated 4 months ago