laurentc2 / SKY130_for_KLayout
KLayout technology files for Skywater SKY130
☆39Updated last year
Alternatives and similar repositories for SKY130_for_KLayout:
Users that are interested in SKY130_for_KLayout are comparing it to the libraries listed below
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 2 weeks ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- BAG framework☆40Updated 8 months ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆12Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆59Updated 2 weeks ago
- Skywaters 130nm Klayout PDK☆23Updated 2 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- LAYout with Gridded Objects v2☆55Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- A python3 gm/ID starter kit☆47Updated 7 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated this week
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- ☆45Updated 2 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆40Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated this week
- Files for Advanced Integrated Circuits☆28Updated last month
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Verilog-A simulation models☆68Updated 3 months ago
- Hardware Description Library☆78Updated last week
- A tiny Python package to parse spice raw data files.☆51Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆115Updated last week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last month