laurentc2 / SKY130_for_KLayoutLinks
KLayout technology files for Skywater SKY130
☆40Updated 2 years ago
Alternatives and similar repositories for SKY130_for_KLayout
Users that are interested in SKY130_for_KLayout are comparing it to the libraries listed below
Sorting:
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- Circuit Automatic Characterization Engine☆50Updated 5 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆67Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 3 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- LAYout with Gridded Objects v2☆59Updated last month
- Skywaters 130nm Klayout PDK☆26Updated 6 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- Characterizer☆29Updated 2 months ago
- ☆84Updated 6 months ago
- ☆41Updated 3 years ago
- ☆83Updated last week
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆95Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- ☆81Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- Open Analog Design Environment☆24Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated 2 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated 3 weeks ago
- A python3 gm/ID starter kit☆51Updated 11 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- ☆20Updated 3 years ago
- Files for Advanced Integrated Circuits☆29Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year