KLayout technology files for ASAP7 FinFET educational process
☆25Feb 5, 2023Updated 3 years ago
Alternatives and similar repositories for ASAP7_for_KLayout
Users that are interested in ASAP7_for_KLayout are comparing it to the libraries listed below
Sorting:
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- ☆14May 24, 2025Updated 9 months ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆59Jun 25, 2024Updated last year
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆63Feb 24, 2026Updated 3 weeks ago
- ☆45Mar 2, 2023Updated 3 years ago
- ☆16Jan 25, 2026Updated last month
- End-to-End Open-Source I2C GPIO Expander☆36Updated this week
- KLayout technology files for FreePDK45☆24Jun 12, 2021Updated 4 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 3 years ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor☆16Mar 3, 2026Updated 2 weeks ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- An example of analogue design using open source IC design tools☆29Jul 22, 2021Updated 4 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Mar 11, 2026Updated last week
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated 2 weeks ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆52Mar 13, 2025Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆34Oct 25, 2019Updated 6 years ago
- A configurable SRAM generator☆58Mar 4, 2026Updated 2 weeks ago
- C++ Library for Quantum State Preparation (QSP)☆12Jan 5, 2023Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month