laurentc2 / ASAP7_for_KLayout
KLayout technology files for ASAP7 FinFET educational process
☆20Updated 2 years ago
Alternatives and similar repositories for ASAP7_for_KLayout:
Users that are interested in ASAP7_for_KLayout are comparing it to the libraries listed below
- An automatic clock gating utility☆43Updated 7 months ago
- ☆36Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆14Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Characterizer☆21Updated 5 months ago
- BAG framework☆40Updated 6 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago