laurentc2 / ASAP7_for_KLayoutLinks
KLayout technology files for ASAP7 FinFET educational process
☆20Updated 2 years ago
Alternatives and similar repositories for ASAP7_for_KLayout
Users that are interested in ASAP7_for_KLayout are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆49Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆36Updated 2 years ago
- BAG framework☆40Updated 11 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Characterizer☆24Updated last month
- SAR ADC on tiny tapeout☆42Updated 4 months ago
- ☆33Updated 2 years ago
- ☆32Updated 5 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆43Updated 3 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆35Updated 7 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆16Updated 4 years ago
- A configurable SRAM generator☆51Updated last week
- ☆46Updated 2 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 5 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Open Analog Design Environment☆24Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- ☆18Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- CMake based hardware build system☆27Updated this week
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- ☆11Updated 2 years ago