B0WEN-HU / gr-verilogLinks
This is an OOT module for GNU Radio integrating verilog simulation feature
☆38Updated 6 years ago
Alternatives and similar repositories for gr-verilog
Users that are interested in gr-verilog are comparing it to the libraries listed below
Sorting:
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- ☆18Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Updated 3 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated this week
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆18Updated 2 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- ☆38Updated 3 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated this week
- ☆30Updated 4 years ago
- Open Component Portability Infrastructure☆62Updated 4 years ago
- Repository containing the DSP gateware cores☆14Updated last month
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆74Updated 2 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- Prototype phase noise analyzer☆21Updated 5 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago