B0WEN-HU / gr-verilogLinks
This is an OOT module for GNU Radio integrating verilog simulation feature
☆38Updated 6 years ago
Alternatives and similar repositories for gr-verilog
Users that are interested in gr-verilog are comparing it to the libraries listed below
Sorting:
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last week
- ☆18Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆46Updated 2 weeks ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Small footprint and configurable JESD204B core☆49Updated last month
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Open Component Portability Infrastructure☆62Updated 4 years ago
- LiteX-based gateware for LimeSDR boards.☆17Updated last week
- cocotb extension for nMigen☆17Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- ☆20Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Repository containing the DSP gateware cores☆14Updated 2 weeks ago
- Everything needed for ulx3s FPGA☆15Updated 5 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year