B0WEN-HU / gr-verilog
This is an OOT module for GNU Radio integrating verilog simulation feature
☆38Updated 5 years ago
Alternatives and similar repositories for gr-verilog:
Users that are interested in gr-verilog are comparing it to the libraries listed below
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆54Updated 3 weeks ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- ☆16Updated 2 years ago
- pynq framework for antsdr☆34Updated 10 months ago
- ☆20Updated 2 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆81Updated last year
- Repository containing the DSP gateware cores☆12Updated 6 months ago
- Small footprint and configurable JESD204B core☆42Updated 3 months ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆68Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- ☆24Updated 4 years ago
- An SDR for Raspberry Pi☆34Updated 4 years ago
- LimeSDR XTRX gateware project.☆16Updated 2 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆26Updated last year