B0WEN-HU / gr-verilog
This is an OOT module for GNU Radio integrating verilog simulation feature
☆38Updated 5 years ago
Alternatives and similar repositories for gr-verilog:
Users that are interested in gr-verilog are comparing it to the libraries listed below
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆54Updated last month
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 3 years ago
- ☆16Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Open Component Portability Infrastructure☆60Updated 4 years ago
- Repository containing the DSP gateware cores☆13Updated 7 months ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- ☆24Updated 5 years ago
- An SDR for Raspberry Pi☆35Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- ☆20Updated 2 years ago
- ☆30Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Prototype phase noise analyzer☆19Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- Template Verilator project for beginners☆12Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆68Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago