B0WEN-HU / gr-verilogLinks
This is an OOT module for GNU Radio integrating verilog simulation feature
☆38Updated 5 years ago
Alternatives and similar repositories for gr-verilog
Users that are interested in gr-verilog are comparing it to the libraries listed below
Sorting:
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- ☆18Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated last month
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆93Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- ☆29Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆72Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆43Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- ☆20Updated 3 years ago
- Small footprint and configurable JESD204B core☆45Updated 3 months ago
- RTL implementation of components for DVB-S2☆122Updated 2 years ago
- LimeSDR XTRX gateware project.☆16Updated this week
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Digital FM Radio Receiver for FPGA☆62Updated 9 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆68Updated 3 years ago