B0WEN-HU / gr-verilogLinks
This is an OOT module for GNU Radio integrating verilog simulation feature
☆38Updated 6 years ago
Alternatives and similar repositories for gr-verilog
Users that are interested in gr-verilog are comparing it to the libraries listed below
Sorting:
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- ☆18Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆97Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- ☆20Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 4 months ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Small footprint and configurable JESD204B core☆47Updated last week
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆46Updated 3 weeks ago
- ☆30Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- LimeSDR XTRX gateware project.☆18Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Open Component Portability Infrastructure☆62Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago