ACT hardware description language and core tools.
☆125Mar 15, 2026Updated last week
Alternatives and similar repositories for act
Users that are interested in act are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top-level repository for the ACT EDA flow☆38Mar 15, 2026Updated last week
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 3 months ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 4 years ago
- ☆10Jun 4, 2021Updated 4 years ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 4 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- ☆16Jan 25, 2026Updated last month
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A parallel global router using the Galois framework☆31Jul 5, 2023Updated 2 years ago
- ☆39Apr 10, 2023Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Lifting Reduction Semantics through Syntactic Sugar☆13May 13, 2018Updated 7 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- The Xyce™ Parallel Electronic Simulator☆118Feb 23, 2026Updated last month
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ☆45Feb 25, 2025Updated last year
- ☆342Jan 13, 2026Updated 2 months ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- An innovative Verilog-A compiler☆182Aug 20, 2024Updated last year
- ☆48Oct 26, 2015Updated 10 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 4 months ago