ACT hardware description language and core tools.
☆125Feb 27, 2026Updated this week
Alternatives and similar repositories for act
Users that are interested in act are comparing it to the libraries listed below
Sorting:
- Top-level repository for the ACT EDA flow☆38Updated this week
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- ☆10Jun 4, 2021Updated 4 years ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 4 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 2 months ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- ☆16Jan 25, 2026Updated last month
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- ☆48Oct 26, 2015Updated 10 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- An innovative Verilog-A compiler☆181Aug 20, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- Web Framework accelerates the development process with its flexibility & speed of use. Written as a library in C language. You can custom…☆15Dec 30, 2025Updated 2 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Byeol Programming language.☆10Feb 22, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Easy access to OpenSource TCAD Tools☆44Dec 27, 2025Updated 2 months ago
- ☆39Apr 10, 2023Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- ☆339Jan 13, 2026Updated last month
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago