ACT hardware description language and core tools.
☆130Jul 22, 2026Updated this week
Alternatives and similar repositories for act
Users that are interested in act are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top-level repository for the ACT EDA flow☆40Updated this week
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- ☆10Jun 4, 2021Updated 5 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 7 months ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pulsar asynchronous synthesis framework☆13Jun 29, 2026Updated 3 weeks ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- ☆16Jan 25, 2026Updated 6 months ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- A parallel global router using the Galois framework☆31Apr 6, 2026Updated 3 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆39Apr 10, 2023Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated 2 weeks ago
- ☆27May 31, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Lifting Reduction Semantics through Syntactic Sugar☆13May 13, 2018Updated 8 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆172Nov 10, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- The Xyce™ Parallel Electronic Simulator☆160Jun 1, 2026Updated last month
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆38Oct 25, 2019Updated 6 years ago
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 8 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ☆372Jul 5, 2026Updated 2 weeks ago
- ☆45Feb 25, 2025Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- An innovative Verilog-A compiler☆192Aug 20, 2024Updated last year
- ☆47Oct 26, 2015Updated 10 years ago