ACT hardware description language and core tools.
☆130Aug 30, 2026Updated this week
Alternatives and similar repositories for act
Users that are interested in act are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top-level repository for the ACT EDA flow☆43Updated this week
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- ☆10Jun 4, 2021Updated 5 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 8 months ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Pulsar asynchronous synthesis framework☆13Jun 29, 2026Updated 2 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- ☆16Jan 25, 2026Updated 7 months ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- A parallel global router using the Galois framework☆31Apr 6, 2026Updated 4 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆39Apr 10, 2023Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- design and verification of asynchronous circuits☆51Aug 19, 2026Updated 2 weeks ago
- ☆27May 31, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Lifting Reduction Semantics through Syntactic Sugar☆13May 13, 2018Updated 8 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆174Nov 10, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 months ago
- The Xyce™ Parallel Electronic Simulator☆168Aug 10, 2026Updated 3 weeks ago
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆39Oct 25, 2019Updated 6 years ago
- Python-based hardware modeling framework☆247Oct 27, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 9 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Updated this week
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ☆387Aug 18, 2026Updated 2 weeks ago
- ☆46Feb 25, 2025Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- An innovative Verilog-A compiler☆196Aug 20, 2024Updated 2 years ago