Alternatives and similar repositories for act:

Users that are interested in act are comparing it to the libraries listed below

• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆264Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆176Updated this week
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆142Updated 2 months ago
• The-OpenROAD-Project / asap7
  ☆117Updated 6 months ago
• rdaly525 / coreir
  ☆102Updated 2 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆138Updated 7 months ago
• chipsalliance / aib-phy-hardware
  Advanced Interface Bus (AIB) die-to-die hardware open source
  ☆130Updated 3 months ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆47Updated 4 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆205Updated 2 months ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆240Updated this week
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆163Updated 5 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆149Updated 7 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆86Updated 2 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆108Updated this week
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆155Updated 4 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 3 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 8 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆155Updated last week
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆48Updated last month
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆143Updated 2 months ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆154Updated this week
• phanrahan / magma
  magma circuits
  ☆255Updated 3 months ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆103Updated 3 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆120Updated 3 months ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆134Updated last year
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆143Updated 2 months ago