ACT hardware description language and core tools.
☆130Oct 11, 2026Updated this week
Alternatives and similar repositories for act
Users that are interested in act are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top-level repository for the ACT EDA flow☆43Updated this week
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- ☆10Jun 4, 2021Updated 5 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 9 months ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Pulsar asynchronous synthesis framework☆13Jun 29, 2026Updated 3 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- ☆16Jan 25, 2026Updated 8 months ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- A parallel global router using the Galois framework☆32Apr 6, 2026Updated 6 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆39Apr 10, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- design and verification of asynchronous circuits☆52Sep 29, 2026Updated 2 weeks ago
- ☆27May 31, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Lifting Reduction Semantics through Syntactic Sugar☆13May 13, 2018Updated 8 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆174Nov 10, 2025Updated 11 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- The Xyce™ Parallel Electronic Simulator☆182Oct 5, 2026Updated last week
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 6 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆39Oct 25, 2019Updated 6 years ago
- Python-based hardware modeling framework☆247Oct 27, 2019Updated 6 years ago
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 1, 2026Updated last week
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ☆396Sep 15, 2026Updated 3 weeks ago
- ☆47Feb 25, 2025Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- An innovative Verilog-A compiler☆199Aug 20, 2024Updated 2 years ago
- ☆48Oct 26, 2015Updated 10 years ago