IRSIM switch-level simulator for digital circuits
☆36Nov 13, 2025Updated 4 months ago
Alternatives and similar repositories for irsim
Users that are interested in irsim are comparing it to the libraries listed below
Sorting:
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Mar 11, 2026Updated last week
- XCircuit circuit drawing and schematic capture tool☆141Mar 13, 2026Updated last week
- Magic VLSI Layout Tool☆621Updated this week
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- This package provides a gnucap based qucsator implementation.☆15Mar 11, 2026Updated last week
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Project Trellis database☆14Sep 15, 2025Updated 6 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆228Oct 26, 2024Updated last year
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- ☆17Nov 25, 2017Updated 8 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- ☆14May 24, 2025Updated 9 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Top-level repository for the ACT EDA flow☆38Mar 15, 2026Updated last week
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- skywater 130nm pdk☆44Updated this week
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆76Nov 19, 2025Updated 4 months ago
- ☆25Dec 16, 2020Updated 5 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆78Mar 28, 2025Updated 11 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago