RTimothyEdwards / irsimLinks
IRSIM switch-level simulator for digital circuits
☆34Updated 6 months ago
Alternatives and similar repositories for irsim
Users that are interested in irsim are comparing it to the libraries listed below
Sorting:
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Coriolis VLSI EDA Tool (LIP6)☆72Updated last week
- ☆32Updated 2 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆38Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- mantle library☆44Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- PicoRV☆43Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Digital Circuit rendering engine☆39Updated 2 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- ☆17Updated 11 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago