aolofsson / POSHLinks
☆44Updated 5 years ago
Alternatives and similar repositories for POSH
Users that are interested in POSH are comparing it to the libraries listed below
Sorting:
- ☆33Updated 5 years ago
- Open source process design kit for 28nm open process☆57Updated last year
- ☆20Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆32Updated 5 months ago
- Open Source PHY v2☆29Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- A configurable SRAM generator☆51Updated this week
- Library of open source Process Design Kits (PDKs)☆47Updated this week
- Parsing library for BLIF netlists☆19Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- BAG framework☆40Updated 10 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆22Updated 6 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- ☆36Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago