aolofsson / POSHLinks
☆44Updated 5 years ago
Alternatives and similar repositories for POSH
Users that are interested in POSH are comparing it to the libraries listed below
Sorting:
- ☆33Updated 5 years ago
- Open source process design kit for 28nm open process☆65Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆56Updated last week
- Open Source PHY v2☆31Updated last year
- ☆20Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- Automatic generation of real number models from analog circuits☆45Updated last year
- ☆32Updated 9 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆40Updated 3 months ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 2 months ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆56Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 8 months ago
- ☆67Updated 2 years ago
- BAG framework☆41Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- ideas and eda software for vlsi design☆50Updated 2 weeks ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- ☆31Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago