bsg-idea / uw_openroad_free45View external linksLinks
UW reference flow for Free45PDK and The OpenROAD Project
☆13Jun 5, 2020Updated 5 years ago
Alternatives and similar repositories for uw_openroad_free45
Users that are interested in uw_openroad_free45 are comparing it to the libraries listed below
Sorting:
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- A free standard cell library for SDDS-NCL circuits☆28Mar 3, 2023Updated 2 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆12Mar 7, 2021Updated 4 years ago
- ☆13Jan 28, 2026Updated 2 weeks ago
- ☆12Aug 7, 2025Updated 6 months ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 3 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆11Nov 23, 2020Updated 5 years ago
- Pythonによる制御工学入門改訂２版☆12Aug 22, 2024Updated last year
- ☆10Mar 18, 2020Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- ☆10Jun 3, 2020Updated 5 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- Demonstration of using Doxygen to generate documentation for C++ code. Credits to Brent Nash.☆13May 20, 2013Updated 12 years ago
- Solutions to https://adventofcode.com/2016 (complete)☆12Dec 18, 2024Updated last year
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- ☆11Apr 12, 2018Updated 7 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 6 months ago
- Approximate convex decomposition(ACD)☆10Sep 9, 2023Updated 2 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 11 years ago
- ☆11Jun 11, 2021Updated 4 years ago
- ☆12May 29, 2020Updated 5 years ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 8 months ago
- https://shinobichronicles.com☆12Jan 31, 2026Updated 2 weeks ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 5 months ago
- Arizona State University CSE320☆11Mar 22, 2015Updated 10 years ago