bsg-idea / uw_openroad_free45Links
UW reference flow for Free45PDK and The OpenROAD Project
☆11Updated 5 years ago
Alternatives and similar repositories for uw_openroad_free45
Users that are interested in uw_openroad_free45 are comparing it to the libraries listed below
Sorting:
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- ☆41Updated 3 years ago
- Introductory course into static timing analysis (STA).☆94Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆65Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆170Updated 7 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 6 months ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆64Updated 2 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆151Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year