bsg-idea / uw_openroad_free45Links
UW reference flow for Free45PDK and The OpenROAD Project
☆11Updated 5 years ago
Alternatives and similar repositories for uw_openroad_free45
Users that are interested in uw_openroad_free45 are comparing it to the libraries listed below
Sorting:
- ☆42Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Introductory course into static timing analysis (STA).☆97Updated last month
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- Simple single-port AXI memory interface☆45Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- Static Timing Analysis Full Course☆59Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- SRAM☆22Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- round robin arbiter☆75Updated 11 years ago
- ideas and eda software for vlsi design☆50Updated 2 weeks ago
- AHB3-Lite Interconnect☆90Updated last year