Alternatives and similar repositories for hackt:

Users that are interested in hackt are comparing it to the libraries listed below

• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆74Updated this week
• pulp-platform / svase
  ☆31Updated last month
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆48Updated 4 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 4 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 7 months ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆24Updated last year
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆57Updated 3 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆74Updated 3 months ago
• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆73Updated 4 years ago
• pulp-platform / cheshire-ihp130-o
  ☆32Updated 4 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆79Updated last year
• chipsalliance / fpga-interchange-schema
  ☆54Updated 2 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆76Updated 10 months ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆107Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 5 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated 3 months ago
• manish-kj / PACoGen
  PACoGen: Posit Arithmetic Core Generator
  ☆68Updated 5 years ago
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆29Updated last month
• fabianschuiki / potstill
  An open source generator for standard cell based memories.
  ☆13Updated 8 years ago
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆43Updated 4 years ago
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆24Updated 4 years ago
• phanrahan / mantle
  mantle library
  ☆42Updated 2 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated 2 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆42Updated last month
• lana555 / dynamatic
  ☆86Updated 11 months ago
• dh73 / A_Formal_Tale_Chapter_I_AMBA
  AXI Formal Verification IP
  ☆20Updated 3 years ago