Hierarchical Asynchronous Circuit Kompiler Toolkit
☆24Dec 17, 2025Updated 2 months ago
Alternatives and similar repositories for hackt
Users that are interested in hackt are comparing it to the libraries listed below
Sorting:
- AMC: Asynchronous Memory Compiler☆52Jun 29, 2020Updated 5 years ago
- ACT hardware description language and core tools.☆125Feb 18, 2026Updated last week
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆56Dec 3, 2025Updated 2 months ago
- design and verification of asynchronous circuits☆43Updated this week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- BtSR1 and BJX2 ISA / CPU Architecture☆28Feb 17, 2026Updated last week
- Open Source AES☆31Oct 6, 2025Updated 4 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆47Updated this week
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago
- ☆37Jun 19, 2019Updated 6 years ago
- A formalization of the RVWMO (RISC-V) memory model☆36Jun 23, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Analyze experimental data with Programming by Navigation☆13Updated this week
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated last month
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 9 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago