Hierarchical Asynchronous Circuit Kompiler Toolkit
☆24Dec 17, 2025Updated 4 months ago
Alternatives and similar repositories for hackt
Users that are interested in hackt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ACT hardware description language and core tools.☆127Apr 10, 2026Updated 3 weeks ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- RISC-V GPGPU☆37Mar 6, 2020Updated 6 years ago
- C++11 port of the Diff, Match and Patch libraries for Plain Text.☆12Mar 4, 2014Updated 12 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A flexible, type-safe SQLx query builder for dynamic web APIs, offering seamless pagination, searching, filtering, and sorting.☆24Jan 28, 2026Updated 3 months ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- X86 Instruction Profiler☆13May 19, 2014Updated 11 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆62Updated this week
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆24May 24, 2025Updated 11 months ago
- MR1 formally verified RISC-V CPU☆58Dec 16, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆32Mar 7, 2026Updated last month
- ☆10Jun 4, 2021Updated 4 years ago
- Bazel build rules for GNU M4☆18Apr 6, 2026Updated 3 weeks ago
- A tool to convert binary files to COE files 💫☆17Feb 28, 2026Updated 2 months ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆62Updated this week
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Chapuni's branches for llvm-project.☆32Aug 20, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆26Nov 26, 2025Updated 5 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 3 months ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆29Jan 6, 2026Updated 3 months ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 5 years ago
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- ☆17Mar 21, 2026Updated last month
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆23Mar 27, 2022Updated 4 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- Rust crate for physics simulation based on the Bullet SDK and modeled after PyBullet (Github Mirror).☆24Jan 21, 2024Updated 2 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 3 years ago