Alternatives and similar repositories for hackt

Users that are interested in hackt are comparing it to the libraries listed below

• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆120Updated this week
• pulp-platform / svase
  ☆33Updated 9 months ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆51Updated 5 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 6 months ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 4 years ago
• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆86Updated 5 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• chipsalliance / UHDM-integration-tests
  ☆31Updated 2 years ago
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆45Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆118Updated 2 years ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆30Updated 2 years ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆76Updated 3 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• fabianschuiki / potstill
  An open source generator for standard cell based memories.
  ☆14Updated 9 years ago
• pulp-platform / cheshire-ihp130-o
  ☆57Updated 7 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆168Updated last week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆56Updated 2 months ago
• pieter3d / simview
  ☆85Updated 3 weeks ago
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆48Updated 4 years ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆125Updated last year
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated 11 months ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆115Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated 2 weeks ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 4 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆89Updated last year