Hierarchical Asynchronous Circuit Kompiler Toolkit
☆24Dec 17, 2025Updated 8 months ago
Alternatives and similar repositories for hackt
Users that are interested in hackt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ACT hardware description language and core tools.☆130Updated this week
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- RISC-V GPGPU☆39Mar 6, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 8 months ago
- ☆10Jun 4, 2021Updated 5 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- design and verification of asynchronous circuits☆51Aug 19, 2026Updated last week
- X86 Instruction Profiler☆13May 19, 2014Updated 12 years ago
- betrusted.io main SoC design☆15Jan 30, 2020Updated 6 years ago
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆38Mar 7, 2026Updated 5 months ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- A tool to convert binary files to COE files 💫☆18Jun 24, 2026Updated 2 months ago
- Modular RISC-V implementation & SoC☆19Updated this week
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pulsar asynchronous synthesis framework☆13Jun 29, 2026Updated 2 months ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 10 years ago
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- OpenFlow Switch Hardware Implement Code☆11Jul 1, 2015Updated 11 years ago
- A flexible, type-safe SQLx query builder for dynamic web APIs, offering seamless pagination, searching, filtering, and sorting.☆25Updated this week
- ☆112Feb 2, 2021Updated 5 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Mar 21, 2026Updated 5 months ago
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 4 years ago
- Rust crate for physics simulation based on the Bullet SDK and modeled after PyBullet (Github Mirror).☆24Jan 21, 2024Updated 2 years ago
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- Humphrey, E. J. "An Exploration of Deep Learning in Music Informatics." (2015) New York University.☆14Feb 23, 2016Updated 10 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 2 months ago
- ☆17Sep 2, 2024Updated last year