Hierarchical Asynchronous Circuit Kompiler Toolkit
☆24Dec 17, 2025Updated 3 months ago
Alternatives and similar repositories for hackt
Users that are interested in hackt are comparing it to the libraries listed below
Sorting:
- ACT hardware description language and core tools.☆125Updated this week
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 6 years ago
- A flexible, type-safe SQLx query builder for dynamic web APIs, offering seamless pagination, searching, filtering, and sorting.☆24Jan 28, 2026Updated last month
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- X86 Instruction Profiler☆13May 19, 2014Updated 11 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆58Dec 3, 2025Updated 3 months ago
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆49Updated this week
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- MR1 formally verified RISC-V CPU☆58Dec 16, 2018Updated 7 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Mar 7, 2026Updated 2 weeks ago
- ☆10Jun 4, 2021Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 2 months ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- Data Flow Matrix Machines. Generalization of recurrent neural networks.☆15Dec 24, 2024Updated last year
- chipy hdl☆17Apr 5, 2018Updated 7 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- Pulsar asynchronous synthesis framework☆13Apr 2, 2021Updated 4 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 9 years ago
- Rust crate for physics simulation based on the Bullet SDK and modeled after PyBullet (Github Mirror).☆24Jan 21, 2024Updated 2 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 8 years ago
- A formalization of the RVWMO (RISC-V) memory model☆36Jun 23, 2022Updated 3 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 3 years ago
- Humphrey, E. J. "An Exploration of Deep Learning in Music Informatics." (2015) New York University.☆14Feb 23, 2016Updated 10 years ago
- Beautify SystemVerilog code in VSCode through Verible☆22Feb 28, 2026Updated 3 weeks ago
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- Boolean Expressions☆21Nov 5, 2018Updated 7 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago