Hierarchical Asynchronous Circuit Kompiler Toolkit
☆24Dec 17, 2025Updated 6 months ago
Alternatives and similar repositories for hackt
Users that are interested in hackt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ACT hardware description language and core tools.☆129Updated this week
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- RISC-V GPGPU☆37Mar 6, 2020Updated 6 years ago
- A flexible, type-safe SQLx query builder for dynamic web APIs, offering seamless pagination, searching, filtering, and sorting.☆24Jun 22, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 6 months ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- X86 Instruction Profiler☆13May 19, 2014Updated 12 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆67Jun 23, 2026Updated last week
- A DSL for asynchronous circuits specification☆13Oct 1, 2020Updated 5 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 5 years ago
- ☆10Jun 4, 2021Updated 5 years ago
- A tool to convert binary files to COE files 💫☆18Jun 24, 2026Updated last week
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆68Jun 17, 2026Updated 2 weeks ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆27Nov 26, 2025Updated 7 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 5 months ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Data Flow Matrix Machines. Generalization of recurrent neural networks.☆15Dec 24, 2024Updated last year
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Pulsar asynchronous synthesis framework☆13Updated this week
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- ☆17Mar 21, 2026Updated 3 months ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 10 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 5 months ago
- ☆24Mar 27, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆113Feb 2, 2021Updated 5 years ago
- Rust crate for physics simulation based on the Bullet SDK and modeled after PyBullet (Github Mirror).☆24Jan 21, 2024Updated 2 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 4 years ago
- Humphrey, E. J. "An Exploration of Deep Learning in Music Informatics." (2015) New York University.☆14Feb 23, 2016Updated 10 years ago