fangism / hacktLinks
Hierarchical Asynchronous Circuit Kompiler Toolkit
☆24Updated last month
Alternatives and similar repositories for hackt
Users that are interested in hackt are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
- ☆104Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Debuggable hardware generator☆70Updated 2 years ago
- An automatic clock gating utility☆51Updated 9 months ago
- ☆31Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Updated last year
- Mutation Cover with Yosys (MCY)☆89Updated this week
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- ACT hardware description language and core tools.☆121Updated last week
- Prefix tree adder space exploration library☆56Updated last year
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- Hardware generator debugger☆77Updated last year
- design and verification of asynchronous circuits☆42Updated 3 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- ☆59Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 3 years ago
- A configurable SRAM generator☆57Updated 4 months ago
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Python wrapper for verilator model☆92Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- ☆58Updated 9 months ago
- SystemVerilog frontend for Yosys☆186Updated last week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119Updated 8 months ago
- ☆38Updated 3 years ago
- An open source generator for standard cell based memories.☆14Updated 9 years ago