asyncvlsi / actflowLinks
Top-level repository for the ACT EDA flow
☆37Updated last week
Alternatives and similar repositories for actflow
Users that are interested in actflow are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- A configurable SRAM generator☆58Updated 5 months ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- ☆189Updated 4 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆167Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated 2 weeks ago
- Open source process design kit for 28nm open process☆72Updated last year
- ☆98Updated this week
- sram/rram/mram.. compiler☆46Updated 2 years ago
- SRAM☆22Updated 5 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆75Updated 2 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Updated 2 months ago
- ☆86Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆201Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- Circuit Automatic Characterization Engine☆52Updated last year
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- Characterizer☆31Updated 2 months ago
- Library of open source PDKs☆65Updated this week
- ☆56Updated 2 years ago
- Hardware Description Library☆88Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 10 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆202Updated last month
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- ☆86Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago