asyncvlsi / actflowLinks
Top-level repository for the ACT EDA flow
☆29Updated last week
Alternatives and similar repositories for actflow
Users that are interested in actflow are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- ☆32Updated 5 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 5 years ago
- SRAM☆22Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- Characterizer☆24Updated last month
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 3 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆66Updated last week
- SKY130 SRAM macros generated by SRAM 22☆16Updated this week
- ☆47Updated 2 months ago
- sram/rram/mram.. compiler☆35Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆7Updated last month
- BAG framework☆40Updated 11 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆32Updated last month
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago
- A configurable SRAM generator☆51Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆37Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆45Updated 4 years ago
- ☆79Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago