Top-level repository for the ACT EDA flow
☆38Mar 15, 2026Updated this week
Alternatives and similar repositories for actflow
Users that are interested in actflow are comparing it to the libraries listed below
Sorting:
- ACT hardware description language and core tools.☆125Updated this week
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- This package provides a gnucap based qucsator implementation.☆15Mar 11, 2026Updated last week
- pyNCS is a python library that allows easy access to Neuromorphic Chips and Systems (NCS),☆17Feb 8, 2018Updated 8 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12May 30, 2023Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- Verilog-A simulation models☆93Feb 24, 2026Updated 3 weeks ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆323Oct 22, 2025Updated 4 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆24Updated this week
- KLayout technology files for FreePDK45☆24Jun 12, 2021Updated 4 years ago
- An implementation of a lexically scoped, referentially transparent, minimal Lisp with some added features☆10Mar 30, 2022Updated 3 years ago
- Large language models (LLMs) made easy, EasyLM is a one stop solution for pre-training, finetuning, evaluating and serving LLMs in JAX/Fl…☆11Apr 26, 2023Updated 2 years ago
- A LTSPICE like circuit simulation software, base on Qt☆30Mar 14, 2020Updated 6 years ago
- LonestarGPU: Irregular algorithms parallelized for GPUs☆38Nov 11, 2019Updated 6 years ago
- Using python, selenium to get real photo paths and download them.☆11Aug 7, 2017Updated 8 years ago
- A parallel global router using the Galois framework☆31Jul 5, 2023Updated 2 years ago
- Simple OpenGL canvas/event handling library☆14May 7, 2024Updated last year
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 4 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Hardware-based VMAF☆11Aug 29, 2025Updated 6 months ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 3 years ago
- Toolset to capture, simulate, synthesize and verify graph models☆76Updated this week
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- Library of open source PDKs☆68Mar 3, 2026Updated 2 weeks ago
- commandline linux usbmon interface☆19Sep 24, 2014Updated 11 years ago
- Node based graph editor for Dear ImGui☆17Jan 2, 2024Updated 2 years ago
- ☆11Jan 21, 2021Updated 5 years ago
- A Synthesizable implementation of H.264 Video Decoding☆36Mar 2, 2016Updated 10 years ago
- ☆16Jan 25, 2026Updated last month
- ☆21Nov 24, 2022Updated 3 years ago