Top-level repository for the ACT EDA flow
☆43Oct 4, 2026Updated this week
Alternatives and similar repositories for actflow
Users that are interested in actflow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ACT hardware description language and core tools.☆130Updated this week
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- GUI for SymbiYosys☆19Aug 4, 2026Updated 2 months ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 4 months ago
- pyNCS is a python library that allows easy access to Neuromorphic Chips and Systems (NCS),☆17Feb 8, 2018Updated 8 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆13May 30, 2023Updated 3 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 7 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆23Sep 15, 2026Updated 3 weeks ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fully Open Source FASOC generators built on top of open-source EDA tools☆364Oct 22, 2025Updated 11 months ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆39Oct 25, 2019Updated 6 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- KLayout technology files for FreePDK45☆25Jun 12, 2021Updated 5 years ago
- Using python, selenium to get real photo paths and download them.☆11Aug 7, 2017Updated 9 years ago
- Teaching a quadruped robot to walk using a spiking neural network based architecture☆13May 12, 2024Updated 2 years ago
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆106Updated this week
- LonestarGPU: Irregular algorithms parallelized for GPUs☆38Nov 11, 2019Updated 6 years ago
- Spiking neural networks (SNNs) for speech classification☆12Mar 14, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Large language models (LLMs) made easy, EasyLM is a one stop solution for pre-training, finetuning, evaluating and serving LLMs in JAX/Fl…☆11Apr 26, 2023Updated 3 years ago
- A parallel global router using the Galois framework☆32Apr 6, 2026Updated 6 months ago
- A LTSPICE like circuit simulation software, base on Qt☆30Mar 14, 2020Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 5 years ago
- This store contains Configurable Example Designs.☆56Updated this week
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 4 years ago
- Reads a Cadence techfile into KLayout and produces layer properties from it☆33Oct 22, 2023Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Toolset to capture, simulate, synthesize and verify graph models☆78Updated this week
- ☆16Jan 25, 2026Updated 8 months ago
- Sparse Convex Optimization Toolkit (SCOT)☆13Feb 5, 2024Updated 2 years ago
- ☆12Jan 21, 2021Updated 5 years ago
- Node based graph editor for Dear ImGui☆17Jan 2, 2024Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆174Nov 10, 2025Updated 11 months ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆61Aug 23, 2020Updated 6 years ago