marlls1989 / pulsarLinks
Pulsar asynchronous synthesis framework
☆13Updated 4 years ago
Alternatives and similar repositories for pulsar
Users that are interested in pulsar are comparing it to the libraries listed below
Sorting:
- ACT hardware description language and core tools.☆118Updated this week
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- An automatic clock gating utility☆50Updated 3 months ago
- Mutation Cover with Yosys (MCY)☆85Updated last week
- ☆32Updated 7 months ago
- SystemVerilog frontend for Yosys☆148Updated last week
- ☆38Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ☆48Updated 4 months ago
- RISC-V Formal Verification Framework☆143Updated this week
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 2 months ago
- SystemVerilog synthesis tool☆207Updated 5 months ago
- ☆55Updated last year
- A configurable SRAM generator☆53Updated last month
- Equivalence checking with Yosys☆45Updated last week
- Main page☆126Updated 5 years ago
- Bluespec BSV HLHDL tutorial☆107Updated 9 years ago
- Coriolis VLSI EDA Tool (LIP6)☆69Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- design and verification of asynchronous circuits☆39Updated 3 weeks ago
- ☆23Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- AXI Formal Verification IP☆20Updated 4 years ago
- ☆81Updated 2 years ago
- BAG framework☆41Updated last year