ARCH hardware description language and compiler
☆79Nov 11, 2026Updated this week
Alternatives and similar repositories for arch-com
Users that are interested in arch-com are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Configurable low-precision floating-point and microscaling hardware in Chisel☆13Nov 4, 2026Updated last week
- Digital Design Equivalence Checking☆120Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Dec 3, 2025Updated 11 months ago
- ☆18Sep 7, 2026Updated 2 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Updated this week
- ☆23Updated this week
- RTLMeter benchmark suite☆34Nov 4, 2026Updated last week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆129Updated this week
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Nov 3, 2026Updated last week
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated last month
- Open-source desktop workspace for IC design — schematic capture, analog optimization, SPICE/RTL simulation, synthesis, and digital implem…☆14Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- ☆15May 7, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆25Nov 5, 2026Updated last week
- ☆14Updated this week
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- Computer Architecture: A Quantitative Approach in SystemVerilog / VHDL☆43Updated this week
- Digital logic benchmark suite☆96Nov 3, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CoreSmith is a Prompt to GDS Agentic Flow☆51Oct 29, 2026Updated 2 weeks ago
- 64-bit RISC-V (RV64GC) core that boots Linux on an Arty A7 FPGA. Designed entirely by Claude Code: the specifications, RTL, verification …☆171Oct 20, 2026Updated 3 weeks ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated last year
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆170Updated this week
- Hardcaml wrappers for Xilinx memory primitives☆12Jul 10, 2026Updated 4 months ago
- AI hardware engineer☆13Updated this week
- ☆41Oct 30, 2026Updated last week
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆307Sep 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆98Oct 21, 2026Updated 3 weeks ago
- ☆20Feb 25, 2026Updated 8 months ago
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 3 weeks ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆78Sep 22, 2026Updated last month
- Convert Verilog to a Hardcaml design☆24Nov 3, 2026Updated last week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
Are these results useful?