ARCH hardware description language and compiler
☆78Oct 17, 2026Updated this week
Alternatives and similar repositories for arch-com
Users that are interested in arch-com are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital Design Equivalence Checking☆111Updated this week
- ☆23Sep 28, 2026Updated 3 weeks ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated last week
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated 3 weeks ago
- Digital logic benchmark suite☆93Sep 28, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RTLMeter benchmark suite☆34Oct 14, 2026Updated last week
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- Netlist API (and more) for EDA flow development☆165Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆25Updated this week
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CoreSmith is a Prompt to GDS Agentic Flow☆50Updated this week
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆13Aug 17, 2026Updated 2 months ago
- ☆43Dec 21, 2025Updated 10 months ago
- Equivalence checking with Yosys☆66Updated this week
- Open-source compiler that hardwires ternary BitNet weights into mask-programmed compute-in-ROM silicon on open PDKs☆47Sep 18, 2026Updated last month
- Digital HDL Design Full-stack Agents☆221Updated this week
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆109Updated this week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆108Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆91Oct 18, 2025Updated last year
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆306Sep 30, 2025Updated last year
- ☆36Apr 22, 2026Updated 6 months ago
- SystemVerilog compiler and language services☆1,171Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 2 months ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆45Mar 28, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- Foundational workflow for an open-source GPU☆34Updated this week
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 6 years ago
- ☆20Feb 25, 2026Updated 7 months ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- few python scripts to clone all IP cores from opencores.org☆32Jan 8, 2024Updated 2 years ago