ARCH hardware description language and compiler
☆78Sep 29, 2026Updated this week
Alternatives and similar repositories for arch-com
Users that are interested in arch-com are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital Design Equivalence Checking☆110Updated this week
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Updated this week
- RTLMeter benchmark suite☆33Updated this week
- Digital logic benchmark suite☆88Updated this week
- ☆23Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CoreSmith is a Prompt to GDS Agentic Flow☆46Updated this week
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆45Jun 2, 2026Updated 4 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 2 weeks ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆43Dec 21, 2025Updated 9 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Netlist API (and more) for EDA flow development☆164Updated this week
- Custom IC Design Platform☆124Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆303Sep 30, 2025Updated last year
- ☆33Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 10 months ago
- ☆27Updated this week
- ☆19Nov 1, 2025Updated 11 months ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Sep 15, 2026Updated 2 weeks ago
- TAIDL: Tensor Accelerator ISA Definition Language☆20Apr 28, 2026Updated 5 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆17Aug 26, 2025Updated last year
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last month
- Agile Hardware Design Course☆31Updated this week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 8 months ago
- ☆21May 8, 2025Updated last year
- Lightweight Neural Architecture Search for Temporal Convolutional Networks at the Edge☆10Mar 6, 2023Updated 3 years ago
- ☆231Jun 8, 2026Updated 3 months ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆88Oct 18, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆32Nov 2, 2025Updated 11 months ago
- Helper package to spin-up a Qdrant instance without Docker☆13Dec 24, 2023Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- Hack@DAC 2021☆20Jul 24, 2024Updated 2 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆90Updated this week