aiverification / neuralmcLinks
☆22Updated last month
Alternatives and similar repositories for neuralmc
Users that are interested in neuralmc are comparing it to the libraries listed below
Sorting:
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 5 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 8 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Updated 6 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 3 months ago
- BTOR2 MLIR project☆26Updated last year
- Pono: A flexible and extensible SMT-based model checker☆117Updated last week
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- ☆35Updated 4 months ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ☆16Updated 3 years ago
- Egraphs Modulo Theories☆18Updated 6 months ago
- Information about verification tools. Browse the data at https://slebok.github.io/proverb/☆32Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- work in progress, playing around with btor2 in rust☆12Updated 3 weeks ago
- Automatically generate a compiler using equality saturation☆34Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 3 months ago
- ☆14Updated 7 years ago
- The VerCors verification toolset for verifying parallel and concurrent software☆85Updated this week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- ☆31Updated 2 months ago
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- A fast and certifying solver for quantified Boolean formulas.☆26Updated 7 months ago
- Refreshing automation for inductive equational proofs using e-graphs☆24Updated last year
- Verilog development and verification project for HOL4☆27Updated 7 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆23Updated 5 months ago
- sketches for egg: a flexible, high-performance e-graph library☆30Updated 2 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆98Updated this week
- ☆16Updated 2 years ago
- Schedule for ArtOfSAT☆10Updated 2 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago