☆33Nov 2, 2025Updated 8 months ago
Alternatives and similar repositories for neuralmc
Users that are interested in neuralmc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 2 weeks ago
- LLM-Assisted Hardware Formal Verification Tool☆111Jul 13, 2026Updated last week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Pono: A flexible and extensible SMT-based model checker☆128Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- work in progress, playing around with btor2 in rust☆15Updated this week
- ☆14Jan 3, 2018Updated 8 years ago
- Automated Controller Synthesis☆15Jun 27, 2018Updated 8 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- A model-based API Fuzzer for SMT Solvers.☆16May 20, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- A verified Implementation of a mini prolog☆17Nov 27, 2022Updated 3 years ago
- A framework to ease parallelization of sequential SAT solvers☆36May 17, 2026Updated 2 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- GDVB| Systematic Generation of Diverse Benchmarks for DNN Verification☆10May 27, 2024Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The HW-CBMC and EBMC Model Checkers for Verilog☆111Updated this week
- Connecting bv_decide to SMTLIB.☆15Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- The Princess Theorem Prover☆36Updated this week
- ☆15Feb 6, 2021Updated 5 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- SRI Sally: A model checker for infinite-state systems.☆79Jul 31, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Multi-engine SMT-based automatic model checker for safety properties of Lustre programs☆125Updated this week
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆56May 15, 2026Updated 2 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 10 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- DARPA CASE program☆16Jun 10, 2025Updated last year
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated last week