☆25Nov 2, 2025Updated 4 months ago
Alternatives and similar repositories for neuralmc
Users that are interested in neuralmc are comparing it to the libraries listed below
Sorting:
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Feb 5, 2026Updated 3 weeks ago
- Haskell library for representing and manipulating Symbolic Regression Tree☆16Feb 10, 2026Updated 2 weeks ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Rust Automated Theorem Proving library inspired by a text by John Harrison (WIP)☆21May 21, 2025Updated 9 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Haskell port of the Tensor Algebra COmpiler☆16Nov 18, 2019Updated 6 years ago
- ☆13May 2, 2023Updated 2 years ago
- Bring fusion to everyone☆14Feb 6, 2020Updated 6 years ago
- egraph <-> json☆16Dec 29, 2025Updated 2 months ago
- Symbolic Geometric Algebra with E-Graphs☆19Oct 11, 2023Updated 2 years ago
- DARPA CASE program☆15Jun 10, 2025Updated 8 months ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- A verified Implementation of a mini prolog☆17Nov 27, 2022Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆20Jun 12, 2024Updated last year
- ☆16Jul 3, 2023Updated 2 years ago
- Public reference documents for the SMT-LIB standard☆20Feb 2, 2026Updated last month
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆51Nov 16, 2025Updated 3 months ago
- Ask for solutions.☆19Aug 5, 2019Updated 6 years ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Automated Controller Synthesis☆15Jun 27, 2018Updated 7 years ago
- A framework to ease parallelization of sequential SAT solvers☆30Jan 14, 2026Updated last month
- ☆18Jul 11, 2021Updated 4 years ago
- ☆27Feb 9, 2023Updated 3 years ago
- Proofs of the number of inhabitants of polymorphic functions☆23Jul 19, 2018Updated 7 years ago
- An implementation of Fibonacci Anyons in Haskell☆22Oct 14, 2019Updated 6 years ago
- Learning about Haskell with Variational Autoencoders☆19Nov 16, 2019Updated 6 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆19Jul 12, 2024Updated last year