☆25Nov 2, 2025Updated 4 months ago
Alternatives and similar repositories for neuralmc
Users that are interested in neuralmc are comparing it to the libraries listed below
Sorting:
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆51Mar 2, 2026Updated 2 weeks ago
- SVM Abstrac Verifier tool☆12Oct 13, 2022Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆118Updated this week
- A verified Implementation of a mini prolog☆17Nov 27, 2022Updated 3 years ago
- DARPA CASE program☆16Jun 10, 2025Updated 9 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- A symbolic analyser for shell scripts.☆22Sep 17, 2021Updated 4 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- ☆27Feb 9, 2023Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- A model-based API Fuzzer for SMT Solvers.☆16Oct 14, 2025Updated 5 months ago
- ☆13Feb 6, 2021Updated 5 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- ☆13Jan 20, 2023Updated 3 years ago
- Haskell port of the Tensor Algebra COmpiler☆16Nov 18, 2019Updated 6 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- A 3D game as a mode of storytelling.☆16Jun 15, 2021Updated 4 years ago
- ☆20Jun 12, 2024Updated last year
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 9 years ago
- ☆20Dec 15, 2023Updated 2 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆140Updated this week
- Bring fusion to everyone☆14Feb 6, 2020Updated 6 years ago
- ☆19Jul 12, 2024Updated last year
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 9 months ago
- ☆18Jul 11, 2021Updated 4 years ago
- Rust Automated Theorem Proving library inspired by a text by John Harrison (WIP)☆21May 21, 2025Updated 10 months ago
- Symbolic Geometric Algebra with E-Graphs☆19Oct 11, 2023Updated 2 years ago
- egraph <-> json☆16Dec 29, 2025Updated 2 months ago