A tool for cross-checking Verilog compilers
☆15Apr 16, 2025Updated last year
Alternatives and similar repositories for VeriXmith
Users that are interested in VeriXmith are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocq framework to define the semantics of CPU architectures☆39Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- UB-aware interpreter for LLVM debugging☆50Aug 26, 2026Updated last month
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆18Jul 12, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Semantic Type Soundness in Lean 4☆19Sep 28, 2026Updated 2 weeks ago
- An egglog-compatible but faster ahead-of-time compiling e-graph engine.☆24Jul 26, 2025Updated last year
- A Formal Method playground for limboole, Z3, nuXmv, Alloy, Spectra, Dafny, and more...☆19Updated this week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- RTLMeter benchmark suite☆34Updated this week
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Validate semantic equivalence between C++ and Rust LLVM IR using State-Of-The-Art Verification☆15Dec 11, 2024Updated last year
- isla coq infrastructure☆23Mar 11, 2025Updated last year
- ☆16Mar 17, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Python-based HDL and framework for silicon-based witchcraft☆43Sep 12, 2026Updated last month
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated last year
- A bounded exhaustive testing tool☆24Jul 3, 2025Updated last year
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 8 months ago
- ☆20Feb 25, 2026Updated 7 months ago
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated last week
- Poise source code repo☆12Aug 12, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A enumerator for MLIR, relying on the information given by IRDL.☆26Updated this week
- [ICSE'25] Specialized Fuzzing for LLVM Backend Code Generation☆24Mar 26, 2025Updated last year
- Verifying the optimization phases of the GraalVM compiler☆15Sep 28, 2026Updated 2 weeks ago
- AI-Assisted Verification of Data Structures☆23May 27, 2026Updated 4 months ago
- ☆20Jul 15, 2026Updated 2 months ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- ☆13Apr 15, 2025Updated last year
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 4 months ago
- Top-level repository of ACT Ecosystem☆34Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 10 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- WASEM - a general symbolic execution framework for WebAssembly (WASM) binaries☆18Sep 30, 2024Updated 2 years ago
- Structural Reasoning About Program Correctness in Natural Language☆22Jun 23, 2025Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Solving floating point SMT constraints on a GPU☆50Dec 22, 2020Updated 5 years ago
- Benchmarking code for evaluating the cost of cache coherence protocols implemented on different platforms☆14Apr 13, 2021Updated 5 years ago