A tool for cross-checking Verilog compilers
☆15Apr 16, 2025Updated last year
Alternatives and similar repositories for VeriXmith
Users that are interested in VeriXmith are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocq framework to define the semantics of CPU architectures☆38Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- UB-aware interpreter for LLVM debugging☆50May 21, 2026Updated 2 months ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 2 weeks ago
- ☆18Jul 12, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Semantic Type Soundness in Lean 4☆18Jul 3, 2026Updated 3 weeks ago
- An egglog-compatible but faster ahead-of-time compiling e-graph engine.☆23Jul 26, 2025Updated 11 months ago
- A Formal Method playground for limboole, Z3, nuXmv, Alloy, Spectra, Dafny, and more...☆19Jul 15, 2026Updated last week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 2 weeks ago
- RTLMeter benchmark suite☆31Updated this week
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Validate semantic equivalence between C++ and Rust LLVM IR using State-Of-The-Art Verification☆15Dec 11, 2024Updated last year
- isla coq infrastructure☆22Mar 11, 2025Updated last year
- ☆16Mar 17, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Python-based HDL and framework for silicon-based witchcraft☆43Jul 14, 2026Updated last week
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated last year
- A bounded exhaustive testing tool☆23Jul 3, 2025Updated last year
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- ☆18Feb 25, 2026Updated 5 months ago
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 3 weeks ago
- Poise source code repo☆12Aug 12, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A enumerator for MLIR, relying on the information given by IRDL.☆26Jun 23, 2026Updated last month
- [ICSE'25] Specialized Fuzzing for LLVM Backend Code Generation☆22Mar 26, 2025Updated last year
- Verifying the optimization phases of the GraalVM compiler☆15Jul 17, 2026Updated last week
- AI-Assisted Verification of Data Structures☆21May 27, 2026Updated last month
- ☆20Jul 15, 2026Updated last week
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- ☆13Apr 15, 2025Updated last year
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated last month
- Top-level repository of ACT Ecosystem☆27Jun 8, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- ☆41Jul 1, 2026Updated 3 weeks ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- WASEM - a general symbolic execution framework for WebAssembly (WASM) binaries☆18Sep 30, 2024Updated last year
- Structural Reasoning About Program Correctness in Natural Language☆22Jun 23, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 4 years ago