icsnju / VeriXmithLinks
A tool for cross-checking Verilog compilers
☆14Updated 9 months ago
Alternatives and similar repositories for VeriXmith
Users that are interested in VeriXmith are comparing it to the libraries listed below
Sorting:
- Course website for Advanced Operating Systems☆13Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 4 months ago
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 5 years ago
- Tzer: TVM Implementation of "Coverage-Guided Tensor Compiler Fuzzing with Joint IR-Pass Mutation (OOPSLA'22)“.☆70Updated 2 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- A translation validation framework for MLIR☆92Updated 10 months ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆16Updated 2 years ago
- A set of tools that automate the execution of scarab simulations☆18Updated this week
- A enumerator for MLIR, relying on the information given by IRDL.☆22Updated last week
- A Framework for Automated Validation of Deep Learning Training Tasks☆60Updated last week
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 5 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆65Updated 2 weeks ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Updated 2 years ago
- A router IP written in Verilog.☆12Updated 6 years ago
- Artifact for Direct Memory Translation for Virtualized Clouds [ASPLOS '24]☆14Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated last year
- This is the project repository of our ESEC/FSE 2021 paper: A Comprehensive Study of Deep Learning Compiler Bugs.☆23Updated 2 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Updated 9 months ago
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Updated last year
- ☆15Updated 3 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- An experimental framework for temporal verification based on first-order linear-time temporal logic. Our goal is to express transition sy…☆21Updated 2 months ago
- Exploring CXL on QEMU Emulation☆32Updated 10 months ago
- Orbit: OS Support for Safe and Efficient Auxiliary Tasks in Applications☆22Updated 3 years ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆12Updated 4 months ago
- What if everything is a io_uring?☆16Updated 3 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆16Updated 7 months ago