A tool for cross-checking Verilog compilers
☆15Apr 16, 2025Updated last year
Alternatives and similar repositories for VeriXmith
Users that are interested in VeriXmith are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocq framework to define the semantics of CPU architectures☆39Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆20Apr 28, 2026Updated 4 months ago
- UB-aware interpreter for LLVM debugging☆50Aug 26, 2026Updated 3 weeks ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆18Jul 12, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Semantic Type Soundness in Lean 4☆19Updated this week
- An egglog-compatible but faster ahead-of-time compiling e-graph engine.☆24Jul 26, 2025Updated last year
- A Formal Method playground for limboole, Z3, nuXmv, Alloy, Spectra, Dafny, and more...☆19Updated this week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 2 months ago
- RTLMeter benchmark suite☆33Updated this week
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Validate semantic equivalence between C++ and Rust LLVM IR using State-Of-The-Art Verification☆15Dec 11, 2024Updated last year
- isla coq infrastructure☆22Mar 11, 2025Updated last year
- ☆16Mar 17, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆21Jan 17, 2026Updated 8 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated last year
- A bounded exhaustive testing tool☆24Jul 3, 2025Updated last year
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 7 months ago
- ☆19Feb 25, 2026Updated 6 months ago
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- Poise source code repo☆12Aug 12, 2020Updated 6 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆26Jun 23, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [ICSE'25] Specialized Fuzzing for LLVM Backend Code Generation☆24Mar 26, 2025Updated last year
- Verifying the optimization phases of the GraalVM compiler☆15Sep 1, 2026Updated 3 weeks ago
- AI-Assisted Verification of Data Structures☆23May 27, 2026Updated 3 months ago
- ☆20Jul 15, 2026Updated 2 months ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- ☆13Apr 15, 2025Updated last year
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 3 months ago
- Top-level repository of ACT Ecosystem☆28Jun 8, 2026Updated 3 months ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Structural Reasoning About Program Correctness in Natural Language☆22Jun 23, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Solving floating point SMT constraints on a GPU☆50Dec 22, 2020Updated 5 years ago
- A Large-Scale Automated Program Repair Benchmark of Real-World LLVM Middle-End Bugs☆22Mar 20, 2026Updated 6 months ago