icsnju / VeriXmithLinks
A tool for cross-checking Verilog compilers
☆14Updated 8 months ago
Alternatives and similar repositories for VeriXmith
Users that are interested in VeriXmith are comparing it to the libraries listed below
Sorting:
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 3 months ago
- Course website for Advanced Operating Systems☆13Updated 3 years ago
- outline and links for PLDI 2022 tutorial☆17Updated 3 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆20Updated 3 weeks ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Updated 3 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆60Updated 2 weeks ago
- A translation validation framework for MLIR☆89Updated 9 months ago
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆20Updated 2 months ago
- Exploring CXL on QEMU Emulation☆30Updated 9 months ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Updated 2 years ago
- ☆16Updated 2 years ago
- Artifact for Direct Memory Translation for Virtualized Clouds [ASPLOS '24]☆14Updated last year
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 5 years ago
- A set of tools that automate the execution of scarab simulations☆18Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆16Updated 6 months ago
- Race detector for NVIDIA GPUs, published in SOSP 2021.☆18Updated 10 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- Tzer: TVM Implementation of "Coverage-Guided Tensor Compiler Fuzzing with Joint IR-Pass Mutation (OOPSLA'22)“.☆70Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- ☆14Updated last month
- An experimental framework for temporal verification based on first-order linear-time temporal logic. Our goal is to express transition sy…☆21Updated 2 months ago
- UB-aware interpreter for LLVM debugging☆31Updated 2 months ago
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Updated 11 months ago
- A program synthesis framework for verified lifting applications☆57Updated 7 months ago
- ☆19Updated last year
- PTX-EMU is a simple emulator for CUDA program.☆38Updated 8 months ago
- BTOR2 MLIR project☆26Updated last year
- ☆23Updated last year
- Towards Sound Reassembly of Modern x86-64 Binaries (ASPLOS'25)☆18Updated 8 months ago