This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo prepared and delivered by Prof. Adam (Adi) Teman.
☆84Oct 18, 2025Updated 10 months ago
Alternatives and similar repositories for rtl2gds-demo
Users that are interested in rtl2gds-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆261Updated this week
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆27Jan 24, 2026Updated 6 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆128Feb 22, 2024Updated 2 years ago
- SystemVerilog file list pruner☆19Aug 2, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Blender GDSII Importer with PDK Support☆139Jul 16, 2026Updated last month
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆50Jul 11, 2025Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- ☆13Apr 25, 2025Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 9 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆264Aug 11, 2026Updated last week
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- Complete tutorial code.☆24Apr 29, 2024Updated 2 years ago
- wafer.space GF180MCU Run 1☆38Apr 27, 2026Updated 3 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆368Dec 2, 2025Updated 8 months ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- ARCH hardware description language and compiler☆74Updated this week
- ☆35Nov 6, 2024Updated last year
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 2 months ago
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆21Jul 21, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- End-to-End Open-Source I2C GPIO Expander☆45Jul 23, 2026Updated 3 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Updated this week
- Home of the open-source EDA course.☆55Jun 12, 2025Updated last year
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆49Updated this week
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Mar 1, 2023Updated 3 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆49May 26, 2026Updated 2 months ago
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated 2 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆70Jun 25, 2024Updated 2 years ago
- ☆15Dec 9, 2025Updated 8 months ago
- A modular hardware abstraction library☆55Aug 3, 2026Updated 2 weeks ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆82Aug 10, 2026Updated last week
- ☆23Jun 14, 2026Updated 2 months ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆42Updated this week