This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo prepared and delivered by Prof. Adam (Adi) Teman.
☆93Oct 18, 2025Updated last year
Alternatives and similar repositories for rtl2gds-demo
Users that are interested in rtl2gds-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jun 10, 2026Updated 4 months ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Synopsys tools.☆16Jun 28, 2025Updated last year
- 55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education…☆327Updated this week
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source desktop workspace for IC design — schematic capture, analog optimization, SPICE/RTL simulation, synthesis, and digital implem…☆14Updated this week
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆142Feb 22, 2024Updated 2 years ago
- Blender GDSII Importer with PDK Support☆142Oct 16, 2026Updated 3 weeks ago
- A short and on point tutorial on how to use an ASIC logic synthesis tool☆17Jul 3, 2026Updated 4 months ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆53Jul 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository for hosting designs submitted during open-silicon MPW runs.☆11Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆295Oct 28, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- ☆13Apr 25, 2025Updated last year
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆26Oct 17, 2026Updated 2 weeks ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- A tiny 3-stage RISC-V core written in Chisel.☆18Apr 14, 2023Updated 3 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- An Open Source EDA Infracstructure and Tools from Netlist to GDS for ASIC Design.☆17Updated this week
- Complete tutorial code.☆25Apr 29, 2024Updated 2 years ago
- Pre-Silicon Modelling framework☆15Sep 22, 2026Updated last month
- IP forge - discover, fetch and install open PDK IP packages☆12Aug 6, 2026Updated 3 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆382Dec 2, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆21Updated this week
- ARCH hardware description language and compiler☆79Updated this week
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 4 months ago
- Unified RISC-V Prefetch Queue and Branch Predictor☆11Sep 21, 2026Updated last month
- ☆35Nov 6, 2024Updated 2 years ago
- ☆14Apr 29, 2024Updated 2 years ago