This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. This is open to everyone for use. Thanks!
☆24Mar 25, 2025Updated last year
Alternatives and similar repositories for Hardware-Vulnerability-Dataset
Users that are interested in Hardware-Vulnerability-Dataset are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Apr 29, 2024Updated 2 years ago
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- ☆13Apr 25, 2025Updated last year
- Hack@DAC 2021☆21Jul 24, 2024Updated 2 years ago
- ☆17Mar 23, 2026Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆27Apr 14, 2026Updated 6 months ago
- ☆10Nov 20, 2024Updated last year
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆21Sep 23, 2025Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- ☆91Jan 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆75May 14, 2025Updated last year
- Pre-Silicon Hardware Fuzzing Toolkit☆64Aug 4, 2026Updated 2 months ago
- Fuzz everything! Now let's fuzz chip!☆46Jun 5, 2026Updated 4 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- ☆56Jul 6, 2023Updated 3 years ago
- A curated list of research and repositories on the novel technique of hardware fuzzing☆29Aug 9, 2026Updated 2 months ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- 用AI帮忙制作鬼畜类视频☆30Nov 27, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆23Oct 3, 2023Updated 3 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- few python scripts to clone all IP cores from opencores.org☆32Jan 8, 2024Updated 2 years ago
- ☆15Apr 28, 2026Updated 5 months ago
- ☆211Oct 17, 2024Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- LLM-aided Hardware Design and Verification☆44Updated this week
- For v1.2 test☆12Sep 5, 2020Updated 6 years ago
- ☆11Oct 16, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Firmware for the CTS-SAT-1 ("FrontierSat") mission. Runs on the STM32-based Onboard Computer.☆19Oct 16, 2026Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆104Mar 29, 2024Updated 2 years ago
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- A place to detect, highlight, and clean invisible Unicode characters☆14Apr 24, 2025Updated last year
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- A comprehensive benchmark for AI-aided chip design☆43Aug 6, 2026Updated 2 months ago
- ☆58Oct 8, 2024Updated 2 years ago