shamstarekargho / Hardware-Vulnerability-Dataset
This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. This is open to everyone for use. Thanks!
☆11Updated last month
Alternatives and similar repositories for Hardware-Vulnerability-Dataset
Users that are interested in Hardware-Vulnerability-Dataset are comparing it to the libraries listed below
Sorting:
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆51Updated 9 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated this week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- Static Timing Analysis Full Course☆55Updated 2 years ago
- ☆42Updated last year
- Introductory course into static timing analysis (STA).☆94Updated 3 weeks ago
- ☆155Updated 2 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆69Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- SystemVerilog UVM testbench example☆31Updated last year
- ☆17Updated last week
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz☆22Updated 6 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆56Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆43Updated last year
- Architectural design of data router in verilog☆30Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆46Updated 10 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆38Updated 4 years ago
- Advanced Architecture Labs with CVA6☆59Updated last year
- ☆84Updated 8 months ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago