☆16Aug 26, 2025Updated 10 months ago
Alternatives and similar repositories for t1-micro58ae
Users that are interested in t1-micro58ae are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆75Updated this week
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- ☆13May 5, 2023Updated 3 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated 3 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- ☆11Jan 21, 2019Updated 7 years ago
- A Customized ASIC framework for Retro Stuff☆25Updated this week
- ☆12Nov 25, 2023Updated 2 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 5 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆61Jun 22, 2026Updated 3 weeks ago
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated last year
- Craft your EDA toolchain with GRH IR☆19Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Equivalence checking with Yosys☆59Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- CPU micro benchmarks☆84Jun 19, 2026Updated last month
- ☆29Jun 17, 2026Updated last month
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 5 months ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated 3 months ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- ☆18May 1, 2020Updated 6 years ago
- ☆15Jan 19, 2024Updated 2 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- ☆15Oct 7, 2020Updated 5 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated 2 years ago