☆17Aug 26, 2025Updated last year
Alternatives and similar repositories for t1-micro58ae
Users that are interested in t1-micro58ae are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆81Oct 13, 2026Updated 2 weeks ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- ☆13May 5, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 4 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 7 months ago
- ☆12Nov 25, 2023Updated 2 years ago
- ☆19Aug 27, 2022Updated 4 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- PDM bitstream FIR filter☆10Feb 16, 2017Updated 9 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Jan 21, 2019Updated 7 years ago
- ☆14Mar 20, 2025Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Oct 10, 2026Updated 2 weeks ago
- ☆18Jul 12, 2024Updated 2 years ago
- ☆15Sep 30, 2026Updated 3 weeks ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆22Oct 10, 2026Updated 2 weeks ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 8 years ago
- A Customized ASIC framework for Retro Stuff☆37Updated this week
- A Heterogeneous GPU Platform for AI and Neural Graphics☆71Updated this week
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 这是一个自动登录校园网程序，配合开机自启，可以做到每次打开电脑自动登录校园网，无需手动打开网页点击登录☆11Oct 6, 2023Updated 3 years ago
- Craft your EDA toolchain with GRH IR☆21Updated this week
- ☆12Jul 22, 2022Updated 4 years ago
- High level synthesis language for hardware design☆106Updated this week
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- ☆11Sep 25, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago