Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS F2.
☆32Apr 9, 2026Updated 3 weeks ago
Alternatives and similar repositories for catalyst-n1
Users that are interested in catalyst-n1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆48Apr 7, 2024Updated 2 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆29Aug 15, 2025Updated 8 months ago
- Baseband Receiver IP for GPS like DSSS signals☆41May 19, 2020Updated 5 years ago
- End-to-End Open-Source I2C GPIO Expander☆44Mar 22, 2026Updated last month
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Apr 22, 2026Updated 2 weeks ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 8 months ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 5 months ago
- Website!☆10Aug 29, 2020Updated 5 years ago
- USB 2.0 PC↔FPGA link using FT2232H Sync-FIFO — full Verilog core☆38Apr 12, 2026Updated 3 weeks ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆25May 13, 2023Updated 2 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated last month
- Poker Hand Detection Using Yolov8☆15Feb 26, 2023Updated 3 years ago
- ☆24Apr 12, 2026Updated 3 weeks ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 8 months ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 8 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆39Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 9 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated last year
- ☆16Sep 14, 2023Updated 2 years ago
- ☆14May 24, 2025Updated 11 months ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- ☆14Jul 25, 2024Updated last year
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 6 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- A SystemVerilog language server based on the Slang library.☆207Apr 23, 2026Updated last week
- All materials related to GNN☆13Jan 4, 2023Updated 3 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆29Nov 24, 2020Updated 5 years ago
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Dec 11, 2023Updated 2 years ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago