Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS F2.
☆33Jun 2, 2026Updated last week
Alternatives and similar repositories for catalyst-n1
Users that are interested in catalyst-n1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆48Apr 7, 2024Updated 2 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆30Aug 15, 2025Updated 10 months ago
- End-to-End Open-Source I2C GPIO Expander☆44Mar 22, 2026Updated 2 months ago
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116May 27, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 9 months ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- Website!☆10Aug 29, 2020Updated 5 years ago
- USB 2.0 PC↔FPGA link using FT2232H Sync-FIFO — full Verilog core☆38Apr 12, 2026Updated 2 months ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated 10 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆26May 13, 2023Updated 3 years ago
- ☆15Jun 7, 2022Updated 4 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 3 months ago
- Poker Hand Detection Using Yolov8☆15Feb 26, 2023Updated 3 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 9 months ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 9 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 10 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆16Sep 14, 2023Updated 2 years ago
- ☆15May 24, 2025Updated last year
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- ☆15Jul 25, 2024Updated last year
- Wishbone SATA Controller☆26Jun 6, 2026Updated last week
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- ☆25Apr 12, 2026Updated 2 months ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆37Oct 23, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Github Action to run Dockle and report in workflows, pipeline and PR's☆15Jun 3, 2026Updated last week
- All materials related to GNN☆13Jan 4, 2023Updated 3 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆28Nov 24, 2020Updated 5 years ago
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Dec 11, 2023Updated 2 years ago
- John Shutt's "Kernel" language implemented on ABE (C) runtime.☆13Sep 3, 2018Updated 7 years ago
- A SystemVerilog language server based on the Slang library.☆253Updated this week
- ☆15Dec 3, 2020Updated 5 years ago