Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS F2.
☆19Mar 15, 2026Updated last week
Alternatives and similar repositories for catalyst-n1
Users that are interested in catalyst-n1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆48Apr 7, 2024Updated last year
- A Python API to communicate with Photo Station running on Synology NAS.☆13Sep 15, 2017Updated 8 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 7 months ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- End-to-End Open-Source I2C GPIO Expander☆36Updated this week
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 7 months ago
- Python client library and command line utility for interacting with Synapse devices☆20Updated this week
- Small example demonstrating overlay windows with accessibility service on Android.☆10Apr 22, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Website!☆10Aug 29, 2020Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated 8 months ago
- Real-time cross-process observation of C++ POD objects via shared memory☆45Jan 12, 2026Updated 2 months ago
- ☆15Jun 7, 2022Updated 3 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆10Feb 11, 2020Updated 6 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 2 weeks ago
- Poker Hand Detection Using Yolov8☆15Feb 26, 2023Updated 3 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 7 months ago
- IoT networks have become an increasingly valuable target of malicious attacks due to the increased amount of valuable user data they cont…☆27Sep 1, 2022Updated 3 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 6 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆37Updated this week
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 7 months ago
- 2024年电赛工程模板：基于正点原子F407ZGT6开发板 使用HAL库开发 内置多外设驱动和往年题用到的算法☆14Jul 28, 2024Updated last year
- A SystemVerilog language server based on the Slang library.☆177Mar 9, 2026Updated 2 weeks ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 11 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆16Sep 14, 2023Updated 2 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- ☆14May 24, 2025Updated 9 months ago
- LLM-aided Hardware Design and Verification☆23Updated this week
- ☆13Jul 25, 2024Updated last year
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 6 years ago