A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models
☆23Jan 24, 2026Updated 3 months ago
Alternatives and similar repositories for LLM-HW-accelerator
Users that are interested in LLM-HW-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- wafer.space GF180MCU Run 1☆25Apr 27, 2026Updated last week
- Key word spotting using neural networks developed in KERAS☆16Jan 25, 2018Updated 8 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14May 1, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- Acoustic features (MFSCs and MFCCs) for edge AI☆45Sep 11, 2023Updated 2 years ago
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 2 months ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆31Apr 9, 2026Updated last month
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- Image features for edge AI☆24May 31, 2019Updated 6 years ago
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last month
- Dual-Core Out-of-Order MIPS CPU Design☆22May 8, 2025Updated last year
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- LiteX-based gateware for LimeSDR boards.☆21Apr 30, 2026Updated last week
- Hardware transactions library for Amaranth☆26Updated this week
- ☆24Apr 12, 2026Updated 3 weeks ago
- Wokwi-example how the display is initialised for different boards☆12Mar 13, 2023Updated 3 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Apr 3, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- ☆15Mar 9, 2026Updated 2 months ago
- A series of mainstream machine learning algorithms implement on FPGA.☆14Sep 1, 2021Updated 4 years ago
- bibliographie cyber publique du M82_project☆21Oct 18, 2025Updated 6 months ago
- Python 3 bindings for interfacing with LoRa nodes.☆22Oct 17, 2020Updated 5 years ago
- Oasis is a lightweight modular framework allowing to easily write, build and patch instrumentation modules for Bluetooth Low Energy (BLE)…☆21Dec 5, 2023Updated 2 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 7 months ago
- Raw LoRa test signal samples for the gr-lora project.☆19Sep 5, 2016Updated 9 years ago
- ☆18Mar 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TensorFlow package for Cortex-M0-Plus, Cortex-M4, Cortex-M7, and Cortex-M55 CPUs.☆44Jun 23, 2024Updated last year
- ☆24Apr 17, 2026Updated 3 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Odatix (previously Asterism) - An open-source design automation toolbox for FPGA/ASIC implementation☆24Apr 26, 2026Updated last week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- ☆17Dec 25, 2024Updated last year