A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models
☆23Jan 24, 2026Updated 2 months ago
Alternatives and similar repositories for LLM-HW-accelerator
Users that are interested in LLM-HW-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Key word spotting using neural networks developed in KERAS☆16Jan 25, 2018Updated 8 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Apr 13, 2026Updated last week
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Acoustic features (MFSCs and MFCCs) for edge AI☆45Sep 11, 2023Updated 2 years ago
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated last month
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆31Apr 9, 2026Updated last week
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- Image features for edge AI☆24May 31, 2019Updated 6 years ago
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Dual-Core Out-of-Order MIPS CPU Design☆23May 8, 2025Updated 11 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- LiteX-based gateware for LimeSDR boards.☆20Apr 10, 2026Updated last week
- Hardware transactions library for Amaranth☆26Updated this week
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Apr 3, 2026Updated 2 weeks ago
- ☆25Apr 12, 2026Updated last week
- Wokwi-example how the display is initialised for different boards☆12Mar 13, 2023Updated 3 years ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Mar 9, 2026Updated last month
- A series of mainstream machine learning algorithms implement on FPGA.☆14Sep 1, 2021Updated 4 years ago
- bibliographie cyber publique du M82_project☆21Oct 18, 2025Updated 6 months ago
- Python 3 bindings for interfacing with LoRa nodes.☆22Oct 17, 2020Updated 5 years ago
- Oasis is a lightweight modular framework allowing to easily write, build and patch instrumentation modules for Bluetooth Low Energy (BLE)…☆21Dec 5, 2023Updated 2 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 6 months ago
- Raw LoRa test signal samples for the gr-lora project.☆19Sep 5, 2016Updated 9 years ago
- ☆18Mar 12, 2025Updated last year
- TensorFlow package for Cortex-M0-Plus, Cortex-M4, Cortex-M7, and Cortex-M55 CPUs.☆43Jun 23, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆23Updated this week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 3 years ago
- Odatix (previously Asterism) - An open-source design automation toolbox for FPGA/ASIC implementation☆24Apr 7, 2026Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- ☆17Dec 25, 2024Updated last year
- ☆19Mar 29, 2025Updated last year