A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models
☆28Jan 24, 2026Updated 8 months ago
Alternatives and similar repositories for LLM-HW-accelerator
Users that are interested in LLM-HW-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 3 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆90Oct 18, 2025Updated last year
- Key word spotting using neural networks developed in KERAS☆16Jan 25, 2018Updated 8 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- TinyQV - Crowdsourced Risc-V SoC☆40Aug 12, 2026Updated 2 months ago
- ☆21Apr 23, 2025Updated last year
- Code snippets and reproductions from JustAByte☆50Aug 4, 2026Updated 2 months ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- An attendance calculator web extension that integrates with the PESU Academy webpage☆10Sep 29, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆128Jun 14, 2026Updated 4 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Oct 8, 2026Updated last week
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆33Feb 28, 2024Updated 2 years ago
- Generate testbench for your verilog module.☆40Apr 3, 2018Updated 8 years ago
- Exploit poc for CVE-2026-85706 an unauthenticated arbitrary file read on Gitlab CE-EE affecting versions: 18.7–19.1.7; 19.2.0–19.2.5; 19.…☆43Sep 11, 2026Updated last month
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 9 months ago
- Production-grade low-latency FPGA trading system. Features custom VHDL 10GBASE-R PHY, hardware NASDAQ ITCH 5.0 order book, C++ DPDK/XDP k…☆78May 24, 2026Updated 4 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 7 months ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆73Jan 30, 2026Updated 8 months ago
- ☆23Sep 28, 2026Updated 2 weeks ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆52Jul 22, 2026Updated 2 months ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- The SoC for the introduction to chip design course spring 2026☆20May 22, 2026Updated 4 months ago
- ARCH hardware description language and compiler☆78Updated this week
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆29Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- C for Metal (CM) is a general GPU programming language that allows users to achieve close-to-assembly performance on Intel Processor Grap…☆16May 3, 2024Updated 2 years ago
- Quantum Binary Neural Networks☆16Oct 20, 2019Updated 6 years ago
- A modular platform to generate SoC with hardware vulnerabilities☆10Mar 3, 2024Updated 2 years ago
- ☆17Oct 13, 2024Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- High quality and composable RTL libraries in SystemVerilog☆56Updated this week