A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models
☆28Jan 24, 2026Updated 8 months ago
Alternatives and similar repositories for LLM-HW-accelerator
Users that are interested in LLM-HW-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last week
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 3 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆88Oct 18, 2025Updated 11 months ago
- Key word spotting using neural networks developed in KERAS☆16Jan 25, 2018Updated 8 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- ☆20Feb 20, 2026Updated 7 months ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- TinyQV - Crowdsourced Risc-V SoC☆39Aug 12, 2026Updated last month
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Jun 30, 2026Updated 2 months ago
- ☆122Jun 14, 2026Updated 3 months ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An attendance calculator web extension that integrates with the PESU Academy webpage☆10Sep 29, 2024Updated last year
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- Generate testbench for your verilog module.☆40Apr 3, 2018Updated 8 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆33Aug 15, 2025Updated last year
- FPGA systolic array AI engine☆36Jan 2, 2026Updated 8 months ago
- Production-grade low-latency FPGA trading system. Features custom VHDL 10GBASE-R PHY, hardware NASDAQ ITCH 5.0 order book, C++ DPDK/XDP k…☆76May 24, 2026Updated 4 months ago
- ☆23Aug 31, 2026Updated 3 weeks ago
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆49Jul 22, 2026Updated 2 months ago
- matrix-coprocessor for RISC-V☆39Feb 27, 2026Updated 7 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆71Jan 30, 2026Updated 7 months ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 3 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- Acoustic features (MFSCs and MFCCs) for edge AI☆45Sep 11, 2023Updated 3 years ago
- The SoC for the introduction to chip design course spring 2026☆21May 22, 2026Updated 4 months ago
- ARCH hardware description language and compiler☆78Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆29Updated this week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 3 months ago
- Quantum Binary Neural Networks☆16Oct 20, 2019Updated 6 years ago
- A modular platform to generate SoC with hardware vulnerabilities☆10Mar 3, 2024Updated 2 years ago
- ☆17Oct 13, 2024Updated last year
- High quality and composable RTL libraries in SystemVerilog☆55Updated this week
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆25Jul 17, 2014Updated 12 years ago