A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models
☆25Jan 24, 2026Updated 6 months ago
Alternatives and similar repositories for LLM-HW-accelerator
Users that are interested in LLM-HW-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- ☆32Jun 18, 2026Updated last month
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆17Dec 14, 2025Updated 7 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- ☆20Jun 14, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- Key word spotting using neural networks developed in KERAS☆16Jan 25, 2018Updated 8 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- ☆20Feb 20, 2026Updated 5 months ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- TinyQV - Crowdsourced Risc-V SoC☆38Jul 17, 2026Updated last week
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Jun 30, 2026Updated 3 weeks ago
- Code snippets and reproductions from JustAByte☆48Apr 6, 2026Updated 3 months ago
- An attendance calculator web extension that integrates with the PESU Academy webpage☆10Sep 29, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Jul 9, 2026Updated 2 weeks ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- Generate testbench for your verilog module.☆40Apr 3, 2018Updated 8 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- Production-grade low-latency FPGA trading system. Features custom VHDL 10GBASE-R PHY, hardware NASDAQ ITCH 5.0 order book, C++ DPDK/XDP k…☆66May 24, 2026Updated 2 months ago
- FPGA systolic array AI engine☆37Jan 2, 2026Updated 6 months ago
- ☆21Jul 22, 2026Updated last week
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆16Dec 1, 2020Updated 5 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆46Jul 22, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- matrix-coprocessor for RISC-V☆36Feb 27, 2026Updated 5 months ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 5 months ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 3 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- Acoustic features (MFSCs and MFCCs) for edge AI☆45Sep 11, 2023Updated 2 years ago
- The SoC for the introduction to chip design course spring 2026☆19May 22, 2026Updated 2 months ago
- ARCH hardware description language and compiler☆51Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆26Jul 2, 2026Updated 3 weeks ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆22Jun 14, 2026Updated last month
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Quantum Binary Neural Networks☆16Oct 20, 2019Updated 6 years ago
- ☆60Jan 29, 2026Updated 6 months ago
- ☆17Oct 13, 2024Updated last year
- High quality and composable RTL libraries in SystemVerilog☆44Updated this week