A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models
☆28Jan 24, 2026Updated 9 months ago
Alternatives and similar repositories for LLM-HW-accelerator
Users that are interested in LLM-HW-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Unified RISC-V Prefetch Queue and Branch Predictor☆11Sep 21, 2026Updated last month
- ☆13Jun 10, 2026Updated 4 months ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 4 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 7 years ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- ☆23Feb 20, 2026Updated 8 months ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆93Oct 18, 2025Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- TinyQV - Crowdsourced Risc-V SoC☆40Aug 12, 2026Updated 2 months ago
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Oct 20, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A space computing platform built around Cheshire, with a configurable number of safety, security, reliability and predictability features…☆13Sep 10, 2026Updated last month
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- An attendance calculator web extension that integrates with the PESU Academy webpage☆10Sep 29, 2024Updated 2 years ago
- Code snippets and reproductions from JustAByte☆50Aug 4, 2026Updated 3 months ago
- Clean and modular embedded firmware project structure for generic MCUs. Includes a production-style folder layout, starter files and guid…☆13Dec 13, 2025Updated 10 months ago
- ☆22Apr 23, 2025Updated last year
- ☆10Feb 21, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Experimental GPU-accelerated projects and benchmarks using CUDA and OpenCL.☆12Apr 24, 2026Updated 6 months ago
- Generate testbench for your verilog module.☆40Apr 3, 2018Updated 8 years ago
- In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest colla…☆10Nov 25, 2025Updated 11 months ago
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆24Aug 10, 2023Updated 3 years ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆33Feb 28, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- ☆21Updated this week
- Autonomous driving of a drone and object classification through camera with yolo detection.A project that provides an adaptive PID contro…☆11Sep 30, 2025Updated last year
- This is simply a binary neural network implemented on FPGA. The one and only functionality of this crap is to recognize handwritten digit…☆12Apr 20, 2021Updated 5 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 10 months ago
- A button blinky for stm32 which doesn't use RAM and fits under 50 bytes.☆13Sep 7, 2025Updated last year