Hack@DAC 2021
☆18Jul 24, 2024Updated last year
Alternatives and similar repositories for hackatdac21
Users that are interested in hackatdac21 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 9 months ago
- Seminar 2022☆23Mar 16, 2026Updated last week
- ☆25Mar 1, 2023Updated 3 years ago
- Sth in Control-Flow Integrity☆20Dec 25, 2018Updated 7 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- Lean 4 library of tools for parsing and compiling syntax and parser definitions.☆16Dec 10, 2023Updated 2 years ago
- IOPMP IP☆24Jul 11, 2025Updated 8 months ago
- Fuzz everything! Now let's fuzz chip!☆35Feb 11, 2026Updated last month
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Automated Repair of Verilog Hardware Descriptions☆37Jan 16, 2025Updated last year
- ☆13Feb 6, 2021Updated 5 years ago
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆15Oct 16, 2025Updated 5 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- PatchFuzz: Fuzzing for JavaScript Engine Incomplete Security Patches☆19Dec 17, 2025Updated 3 months ago
- ☆14Jun 28, 2018Updated 7 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 11 months ago
- RISC-V Security HC admin repo☆18Jan 7, 2025Updated last year
- the instructions about request access to AdvDroidZero☆13Apr 10, 2024Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- ☆20Jun 12, 2024Updated last year
- OpenCCA: An Open Framework to Enable Arm CCA Research☆21Sep 10, 2025Updated 6 months ago
- TLA+ specifications of various protocols used by wallets in the nitro protocol.☆18Jun 12, 2020Updated 5 years ago
- ☆20Mar 12, 2026Updated last week
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated 2 months ago
- 🧠️🖥️2️⃣️0️⃣️0️⃣️1️⃣️🏠️ The source repository for the open source AI2001 Artificial Intelligence project.☆24Aug 8, 2025Updated 7 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- A standalone CXL-enabled system simulator.☆20Jan 10, 2026Updated 2 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- ☆22Aug 21, 2025Updated 7 months ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- RISC-V Integrated Matrix Development Repository☆21Mar 16, 2026Updated last week
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- ☆38Oct 21, 2025Updated 5 months ago
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago