Hack@DAC 2021
☆21Jul 24, 2024Updated 2 years ago
Alternatives and similar repositories for hackatdac21
Users that are interested in hackatdac21 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- ☆11Feb 26, 2025Updated last year
- ☆27Apr 14, 2026Updated 6 months ago
- ☆13Apr 25, 2025Updated last year
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- ☆11Feb 25, 2023Updated 3 years ago
- ☆17Mar 23, 2026Updated 7 months ago
- LLM-aided Hardware Design and Verification☆45Oct 19, 2026Updated 2 weeks ago
- ☆14Apr 29, 2024Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆20Oct 4, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- AES☆16Oct 4, 2022Updated 4 years ago
- Fuzz everything! Now let's fuzz chip!☆46Jun 5, 2026Updated 4 months ago
- ☆26Mar 1, 2023Updated 3 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- ☆17Apr 19, 2026Updated 6 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- ☆13Mar 7, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆17Jul 20, 2023Updated 3 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- Fast convolution algorithms with Python types☆10Nov 20, 2016Updated 9 years ago
- Implementation of TFHE with Julia☆11Mar 25, 2020Updated 6 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- ☆24Sep 26, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 11 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆105Mar 29, 2024Updated 2 years ago
- Adam's Bridge (ML-DSA hardware accelerator) verilator wrapper -- create "toggle" traces from VCD dumps☆11May 13, 2026Updated 5 months ago
- csie.ctf.tw☆15Jan 13, 2017Updated 9 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- ☆46Oct 21, 2025Updated last year
- blog☆17Apr 27, 2020Updated 6 years ago