Alternatives and similar repositories for hackatdac21

Users that are interested in hackatdac21 are comparing it to the libraries listed below

• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• compsec-snu / specdoctor
  ☆25Updated 2 years ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆18Updated 5 years ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆22Updated last year
• googleinterns / hw-fuzzing
  ☆88Updated 3 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆50Updated last year
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆36Updated 4 years ago
• gpt4rtl / AutoSVA2
  ☆17Updated 2 years ago
• bu-icsg / ProcessorFuzz
  ☆14Updated last year
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆21Updated 2 years ago
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆68Updated 6 years ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆35Updated last year
• comsec-group / encarsia
  ☆27Updated 10 months ago
• skmuduli92 / HyperFuzzer
  ☆17Updated 4 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆98Updated last year
• compsec-snu / difuzz-rtl
  ☆101Updated last year
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆86Updated last week
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆113Updated 3 years ago
• zero-day-labs / riscv-iopmp
  IOPMP IP
  ☆22Updated 6 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆35Updated 10 months ago
• AnandMenon12 / VERT
  A SystemVerilog Assertion dataset to improve hardware verification with LLMs.
  ☆22Updated 8 months ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 4 months ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆24Updated 2 years ago
• ics-jku / spinalfuzz
  Fuzzing for SpinalHDL
  ☆17Updated 3 years ago
• comsec-group / mucfi
  Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…
  ☆16Updated 7 months ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆28Updated 7 months ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆61Updated last month
• ha0lyu / ChipFuzz
  Fuzz everything! Now let's fuzz chip!
  ☆31Updated 2 weeks ago
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆17Updated 4 years ago
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆20Updated 2 years ago