Hack@DAC 2021
☆16Jul 24, 2024Updated last year
Alternatives and similar repositories for hackatdac21
Users that are interested in hackatdac21 are comparing it to the libraries listed below
Sorting:
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 8 months ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- Seminar 2022☆23Jan 10, 2026Updated last month
- ☆25Mar 1, 2023Updated 3 years ago
- Fuzz everything! Now let's fuzz chip!☆34Feb 11, 2026Updated 3 weeks ago
- Sth in Control-Flow Integrity☆20Dec 25, 2018Updated 7 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Dec 14, 2021Updated 4 years ago
- ☆38Oct 21, 2025Updated 4 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 11 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- SBOM-TOOL is a ctl tool that generates software bill of materials (SBOM) for software projects through source code warehouse, code finger…☆13Oct 11, 2025Updated 4 months ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- ☆16Oct 26, 2024Updated last year
- ☆11May 8, 2022Updated 3 years ago
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆14Oct 16, 2025Updated 4 months ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated 2 months ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- OpenCCA: An Open Framework to Enable Arm CCA Research☆20Sep 10, 2025Updated 5 months ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago