Fabric generator and CAD tools graphical frontend
β18Aug 5, 2025Updated 7 months ago
Alternatives and similar repositories for FABulator
Users that are interested in FABulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- β18Dec 27, 2024Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ223Updated this week
- Open-source PDK version managerβ42Nov 25, 2025Updated 3 months ago
- β33Jan 7, 2025Updated last year
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ85Jan 28, 2026Updated last month
- Online viewer of Xschem schematic filesβ29Dec 14, 2025Updated 3 months ago
- β59Jul 11, 2025Updated 8 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:β17Feb 29, 2024Updated 2 years ago
- LunaPnR is a place and router for integrated circuitsβ47Feb 11, 2026Updated last month
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput β¦β29Nov 28, 2025Updated 3 months ago
- Yosys plugin for logic locking and supply-chain securityβ23Apr 5, 2025Updated 11 months ago
- Scalable Interface for RISC-V ISA Extensionsβ23Updated this week
- Post-Silicon Validation Tool based on REVERSIβ12Dec 10, 2025Updated 3 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V proβ¦β150Feb 2, 2026Updated last month
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debβ¦β37Nov 6, 2025Updated 4 months ago
- SystemVerilog file list prunerβ17Mar 2, 2026Updated 3 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.β146Updated this week
- Hardware transactions library for Amaranthβ26Mar 9, 2026Updated 2 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the β¦β60Nov 14, 2025Updated 4 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspiceβ14Jul 18, 2025Updated 8 months ago
- Analog Circuit Simulatorβ26Sep 6, 2024Updated last year
- Filelist generatorβ20Mar 3, 2026Updated 2 weeks ago
- β122Feb 17, 2026Updated last month
- Verilog VPI module to dump FST (Fast Signal Trace) databasesβ20Sep 19, 2023Updated 2 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Boardβ23Nov 17, 2021Updated 4 years ago
- Complete tutorial code.β23Apr 29, 2024Updated last year
- Characterizerβ32Nov 19, 2025Updated 4 months ago
- Library of FPGA architecturesβ31Mar 9, 2026Updated 2 weeks ago
- KiCad symbol library for sky130 and gf180mcu PDKsβ34Feb 14, 2024Updated 2 years ago
- A Risc-V SoC for Tiny Tapeoutβ51Dec 2, 2025Updated 3 months ago
- Advanced Integrated Circuits 2025β14Nov 1, 2025Updated 4 months ago
- Python library for operations with VCD and other digital wave filesβ55Nov 12, 2025Updated 4 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontrollerβ83Feb 18, 2026Updated last month
- Convert an image to a GDS format for inclusion in a zerotoasic projectβ19Jun 16, 2022Updated 3 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.β179Feb 28, 2026Updated 3 weeks ago
- Project Peppercorn - GateMate FPGA Bitstream Documentationβ36Updated this week
- Parametrized RTL benchmark suiteβ25Feb 6, 2026Updated last month
- Mathematical Functions in Verilogβ97Mar 7, 2021Updated 5 years ago
- A set of rules and recommendations for analog and digital circuit designers.β31Nov 4, 2024Updated last year