Fabric generator and CAD tools graphical frontend
β18Aug 5, 2025Updated 10 months ago
Alternatives and similar repositories for FABulator
Users that are interested in FABulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- β22Dec 27, 2024Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ264Jun 5, 2026Updated last week
- Open-source PDK version managerβ51Updated this week
- β33Jan 7, 2025Updated last year
- World's first Nintendo 3DS emulator for Apple devices based on Citra.β18Apr 7, 2023Updated 3 years ago
- Open source password manager - Proton Pass β’ AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ105May 10, 2026Updated last month
- Online viewer of Xschem schematic filesβ32Dec 14, 2025Updated 5 months ago
- β61Jul 11, 2025Updated 11 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:β17Feb 29, 2024Updated 2 years ago
- β25Apr 12, 2026Updated 2 months ago
- LunaPnR is a place and router for integrated circuitsβ48Feb 11, 2026Updated 4 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput β¦β31Nov 28, 2025Updated 6 months ago
- Yosys plugin for logic locking and supply-chain securityβ24Apr 5, 2025Updated last year
- Scalable Interface for RISC-V ISA Extensionsβ26Updated this week
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Post-Silicon Validation Tool based on REVERSIβ11Dec 10, 2025Updated 6 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V proβ¦β165Feb 2, 2026Updated 4 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation debβ¦β39Nov 6, 2025Updated 7 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.β37Apr 9, 2026Updated 2 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.β149Mar 29, 2026Updated 2 months ago
- SystemVerilog file list prunerβ19Mar 2, 2026Updated 3 months ago
- Hardware transactions library for Amaranthβ27Jun 1, 2026Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the β¦β65Nov 14, 2025Updated 6 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspiceβ14Jul 18, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits β’ AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Filelist generator