Fabric generator and CAD tools graphical frontend
☆17Aug 5, 2025Updated 6 months ago
Alternatives and similar repositories for FABulator
Users that are interested in FABulator are comparing it to the libraries listed below
Sorting:
- ☆14Dec 27, 2024Updated last year
- Open-source PDK version manager☆39Nov 25, 2025Updated 3 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆218Feb 23, 2026Updated last week
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- ☆59Jul 11, 2025Updated 7 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆83Jan 28, 2026Updated last month
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 2 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 2 months ago
- Hardware transactions library for Amaranth☆22Feb 6, 2026Updated 3 weeks ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Nov 28, 2025Updated 3 months ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- ☆118Feb 17, 2026Updated last week
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Filelist generator☆20Feb 3, 2026Updated last month
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Jun 16, 2022Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Updated this week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- Scalable Interface for RISC-V ISA Extensions☆23Feb 12, 2026Updated 2 weeks ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆174Dec 29, 2025Updated 2 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆128Feb 2, 2026Updated last month
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated last week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Nov 14, 2025Updated 3 months ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 4 years ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- Fobos SDR receiver Complex IQ signal source block for GnuRadio. Full sourse code.☆31Aug 10, 2024Updated last year