TAIDL: Tensor Accelerator ISA Definition Language
☆25Oct 20, 2026Updated last week
Alternatives and similar repositories for taidl
Users that are interested in taidl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Top-level repository of ACT Ecosystem☆36Oct 20, 2026Updated last week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ☆20Feb 25, 2026Updated 8 months ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- ☆17Jul 6, 2026Updated 3 months ago
- ☆11Mar 11, 2025Updated last year
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆25Oct 31, 2024Updated last year
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆38Aug 28, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆28Updated this week
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 6 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 9 months ago
- ☆18Aug 9, 2025Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆41Jun 3, 2026Updated 4 months ago
- PTXBench: an open-source environment for kernel agents with architecture-specifc CUDA/PTX☆37Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆35Jan 15, 2026Updated 9 months ago
- ☆13May 7, 2026Updated 5 months ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 9 months ago
- E-Graphs, natively in MLIR☆48Oct 22, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A standard for floating point accuracy benchmarks☆67Sep 14, 2026Updated last month
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- ☆16Jul 1, 2025Updated last year
- A unified programming framework for high and portable performance across FPGAs and GPUs☆12Mar 23, 2025Updated last year
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- ☆17Mar 26, 2025Updated last year
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year