Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validation
☆21Sep 28, 2026Updated 3 weeks ago
Alternatives and similar repositories for svgap
Users that are interested in svgap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital Design Equivalence Checking☆111Updated this week
- ☆40Oct 16, 2026Updated last week
- ☆12Aug 19, 2020Updated 6 years ago
- This Python tool allows you to draw signal-flow graphs, calculate transfer functions (SymPy code is generated for further use in Jupyter …☆58Updated this week
- Designing Full Chip from IEEE Paper using AI in SKY130☆44Jul 4, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Shielded Enclaves for Cloud FPGAs☆15Nov 24, 2021Updated 4 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆33Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- ☆22Oct 20, 2025Updated last year
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆19Updated this week
- Custom IC Design Platform☆124Updated this week
- An RTL-to-Chip Silicon Design Solution.☆78Updated this week
- ARCH hardware description language and compiler☆78Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago
- ☆39Updated this week
- ☆49Updated this week
- Digital logic benchmark suite☆93Sep 28, 2026Updated 3 weeks ago
- Python SDK to use Qarnot's computing service☆12Aug 4, 2026Updated 2 months ago
- Awesome projects using the Amaranth HDL☆22Feb 6, 2025Updated last year
- A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication☆45Jul 13, 2026Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆109Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Coriolis VLSI EDA Tool (LIP6)☆93Oct 7, 2026Updated 2 weeks ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆32May 30, 2024Updated 2 years ago
- WiFi Network Tools & Maps for iPhone/iPad - DOWNLOAD THIS APP 😄😄😄☆23Sep 26, 2026Updated 3 weeks ago
- “Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, m…☆106Oct 12, 2026Updated last week
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 6 months ago
- LSim (Logical SIMulator) is a tool to simulate digital logic circuits.☆20Apr 24, 2023Updated 3 years ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- 10-stage out-of-order RV64IMAFDC CPU☆11Oct 14, 2026Updated last week
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆51Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆68Mar 31, 2025Updated last year
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆30Oct 8, 2026Updated 2 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Annotated Motorola 68000 schematic, based on the work of Olivier Galibert. Use SchematicExplorer project to view and edit.☆13Feb 2, 2024Updated 2 years ago
- ☆13Jan 6, 2023Updated 3 years ago
- HW-aware training extension to AIHWKIT-Lightning for MoEs☆11Sep 18, 2025Updated last year
- Create cross repository milestones in Github☆10Nov 10, 2025Updated 11 months ago