Parametrized RTL benchmark suite
☆25Feb 6, 2026Updated last month
Alternatives and similar repositories for logikbench
Users that are interested in logikbench are comparing it to the libraries listed below
Sorting:
- Elements Software Development Kit☆13Jan 8, 2026Updated 2 months ago
- ☆18Dec 27, 2024Updated last year
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- This is a Python module for fitting impedance data to electrical models. It uses Lcapy to determine the impedance of arbitrary networks.☆13Jul 23, 2025Updated 7 months ago
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- The first version of TritonPart☆33Jan 2, 2024Updated 2 years ago
- ☆21May 25, 2023Updated 2 years ago
- ☆30Sep 30, 2025Updated 5 months ago
- ☆21Mar 12, 2026Updated last week
- Blender GDSII Importer with PDK Support☆84Feb 22, 2026Updated last month
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 2 weeks ago
- ☆15Oct 1, 2024Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆41Mar 16, 2026Updated last week
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆47Oct 7, 2025Updated 5 months ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆14Aug 30, 2023Updated 2 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- a Python framework for managing embedded HW/SW projects☆21Feb 26, 2026Updated 3 weeks ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 3 months ago
- ☆23Jun 23, 2024Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Demo: how to create a custom EBRICK☆25Nov 20, 2024Updated last year
- CMake based hardware build system☆35Updated this week
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆28Jun 17, 2025Updated 9 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆85Jan 28, 2026Updated last month
- Introduction to Chip Design☆52Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last week
- ☆47Feb 26, 2026Updated 3 weeks ago
- ☆45Mar 2, 2023Updated 3 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆33Mar 13, 2026Updated last week
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago