Parametrized RTL benchmark suite
☆25Jun 24, 2026Updated last week
Alternatives and similar repositories for logikbench
Users that are interested in logikbench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3D FPGA Architecture Exploration Tool☆19Jun 22, 2026Updated last week
- Elements Software Development Kit☆13Jan 8, 2026Updated 5 months ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- ☆22Dec 27, 2024Updated last year
- This is a Python module for fitting impedance data to electrical models. It uses Lcapy to determine the impedance of arbitrary networks.☆14Jul 23, 2025Updated 11 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 4 months ago
- design and verification of asynchronous circuits☆51Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- The first version of TritonPart☆35Jan 2, 2024Updated 2 years ago
- ☆22May 25, 2023Updated 3 years ago
- ☆36Sep 30, 2025Updated 9 months ago
- ☆21Updated this week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 3 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 10 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- ☆15Oct 1, 2024Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆44Jun 15, 2026Updated 2 weeks ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆48Oct 7, 2025Updated 8 months ago
- Blender GDSII Importer with PDK Support☆131May 18, 2026Updated last month
- ☆20Jan 2, 2026Updated 5 months ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆84Updated this week
- a Python framework for managing embedded HW/SW projects☆22Jun 10, 2026Updated 3 weeks ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆15Aug 30, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆25Jun 23, 2024Updated 2 years ago
- Pick your favorite language to verify your chip.☆90Jun 24, 2026Updated last week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Open-source PDK version manager☆53Updated this week
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated last month
- CMake based hardware build system☆43Updated this week
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆106Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Introduction to Chip Design☆64Apr 21, 2026Updated 2 months ago
- ESnet general-purpose FPGA design library.☆14Jun 24, 2026Updated last week
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆41Jun 14, 2026Updated 2 weeks ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆27Nov 26, 2025Updated 7 months ago
- ☆47Mar 2, 2023Updated 3 years ago