Digital logic benchmark suite
☆87Sep 21, 2026Updated this week
Alternatives and similar repositories for logikbench
Users that are interested in logikbench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTLMeter benchmark suite☆33Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 4 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆66Sep 14, 2026Updated last week
- ☆39Sep 10, 2026Updated last week
- Custom IC Design Platform☆123Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Sep 16, 2026Updated last week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- ☆25Jun 23, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆283Aug 21, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 7 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last week
- Collection of digital hardware modules & projects (benchmarks)☆111Feb 27, 2026Updated 6 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆62Jul 25, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 3D FPGA Architecture Exploration Tool☆23Jun 22, 2026Updated 3 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 15, 2026Updated last week
- ☆19Feb 25, 2026Updated 6 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆23May 12, 2026Updated 4 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆21Jan 17, 2026Updated 8 months ago
- ARCH hardware description language and compiler☆77Updated this week
- ☆112Jun 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 5 months ago
- ☆13Jul 3, 2020Updated 6 years ago
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- Testfield: T593☆15Apr 27, 2026Updated 4 months ago
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- Netlist API (and more) for EDA flow development☆162Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆299Updated this week
- ☆23Aug 31, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Filelist generator☆21Sep 14, 2026Updated last week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- Elements Software Development Kit☆13Jan 8, 2026Updated 8 months ago
- Code for the Paper GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units☆24May 22, 2026Updated 4 months ago
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- Debug waveforms with GDB☆33Nov 12, 2025Updated 10 months ago