Digital logic benchmark suite
☆89Sep 28, 2026Updated 2 weeks ago
Alternatives and similar repositories for logikbench
Users that are interested in logikbench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTLMeter benchmark suite☆34Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 2 weeks ago
- ☆40Sep 10, 2026Updated last month
- Custom IC Design Platform☆124Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Sep 22, 2026Updated 3 weeks ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆25Jun 23, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆294Updated this week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆112Feb 27, 2026Updated 7 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆63Jul 25, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 3D FPGA Architecture Exploration Tool☆24Jun 22, 2026Updated 3 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated 2 weeks ago
- ☆20Feb 25, 2026Updated 7 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆23May 12, 2026Updated 5 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- ARCH hardware description language and compiler☆78Updated this week
- ☆111Jun 20, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 5 months ago
- ☆13Jul 3, 2020Updated 6 years ago
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated last week
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- Netlist API (and more) for EDA flow development☆165Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆305Updated this week
- ☆23Sep 28, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Filelist generator☆21Sep 14, 2026Updated 3 weeks ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated 2 weeks ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- Code for the Paper GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units☆24May 22, 2026Updated 4 months ago
- Fabric generator and CAD tools graphical frontend☆19Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago