Digital logic benchmark suite
☆85Aug 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for logikbench
Users that are interested in logikbench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTLMeter benchmark suite☆32Updated this week
- SpiceBind – spice inside HDL simulator☆58Aug 14, 2026Updated 2 weeks ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 4 months ago
- ☆39Updated this week
- Custom IC Design Platform☆116Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Aug 23, 2026Updated last week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last week
- ☆25Jun 23, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆269Aug 21, 2026Updated last week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 7 months ago
- SystemVerilog file list pruner☆19Updated this week
- Collection of digital hardware modules & projects (benchmarks)☆108Feb 27, 2026Updated 6 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆20Aug 24, 2026Updated last week
- 3D FPGA Architecture Exploration Tool☆20Jun 22, 2026Updated 2 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- ☆18Feb 25, 2026Updated 6 months ago
- ☆20May 12, 2026Updated 3 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆20Jan 17, 2026Updated 7 months ago
- ARCH hardware description language and compiler☆74Updated this week
- ☆110Jun 20, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 4 months ago
- ☆12Jul 3, 2020Updated 6 years ago
- A Lean-embedded framework to verify Verilog modules☆15Aug 15, 2026Updated 2 weeks ago
- Testfield: T593☆15Apr 27, 2026Updated 4 months ago
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆286Updated this week
- Netlist API (and more) for EDA flow development☆160Updated this week
- ☆23Aug 11, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Filelist generator☆21Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- Elements Software Development Kit☆13Jan 8, 2026Updated 7 months ago
- Code for the Paper GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units☆23May 22, 2026Updated 3 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago