Alternatives and similar repositories for logikbench

Users that are interested in logikbench are comparing it to the libraries listed below

• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆35Updated last week
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆19Updated 2 years ago
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆27Updated 2 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 7 months ago
• pulp-platform / ELAU
  ☆20Updated last year
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆44Updated 2 years ago
• siliconcompiler / lambdapdk
  Library of open source PDKs
  ☆65Updated last week
• chipsalliance / fpga-interchange-schema
  ☆59Updated 3 years ago
• antmicro / astsee
  ☆15Updated last month
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 10 months ago
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated 2 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆133Updated this week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆58Updated 5 months ago
• waviousllc / wav-wlink-hw
  Wavious Wlink
  ☆12Updated 4 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆35Updated 5 years ago
• kagandikmen / TPU.sv
  Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1
  ☆20Updated 3 months ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆43Updated 3 weeks ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆29Updated 3 years ago
• pulp-platform / redmule
  ☆90Updated this week
• FPGA-Research / FABulator
  Fabric generator and CAD tools graphical frontend
  ☆17Updated 6 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆52Updated 9 months ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆72Updated last year
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆41Updated 2 months ago
• b224hisl / rioschip
  ☆33Updated 3 years ago
• siliconcompiler / lambdalib
  Verilog hardware abstraction library
  ☆45Updated last week
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆70Updated last year
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆44Updated 3 years ago
• pulp-platform / svase
  ☆33Updated last year
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆64Updated 2 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆35Updated this week