Digital logic benchmark suite
☆70Jul 20, 2026Updated this week
Alternatives and similar repositories for logikbench
Users that are interested in logikbench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- ☆37Jul 15, 2026Updated last week
- Custom IC Design Platform☆106Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- List of several designs I have been working through the years to avoid re-designing it again☆15Jun 17, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- ☆25Jun 23, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆244Jul 8, 2026Updated 2 weeks ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆105Feb 27, 2026Updated 4 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆16Updated this week
- 3D FPGA Architecture Exploration Tool☆19Jun 22, 2026Updated last month
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- ☆18Feb 25, 2026Updated 4 months ago
- ☆19May 12, 2026Updated 2 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- ARCH hardware description language and compiler☆50Updated this week
- ☆106Jun 20, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆16Aug 13, 2022Updated 3 years ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated 3 months ago
- ☆12Jul 3, 2020Updated 6 years ago
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 2 weeks ago
- Testfield: T593☆15Apr 27, 2026Updated 2 months ago
- SystemVerilog design elaborator into word-level netlist form☆238Updated this week
- Netlist API (and more) for EDA flow development☆149Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆279Updated this week
- ☆21Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Filelist generator☆21Jun 23, 2026Updated 3 weeks ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Elements Software Development Kit☆13Jan 8, 2026Updated 6 months ago
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Code for the Paper GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units☆23May 22, 2026Updated 2 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 8 months ago