Custom IC Design Platform
☆62Mar 19, 2026Updated last week
Alternatives and similar repositories for ordec
Users that are interested in ordec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- For mosbius.org website☆31Jul 31, 2025Updated 7 months ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 4 months ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- ☆20Apr 19, 2024Updated last year
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆17Feb 20, 2026Updated last month
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A tapeout-ready structure for hierarchical analog design (v0.1).☆25Jan 16, 2026Updated 2 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 8 months ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆452Updated this week
- ☆14Sep 4, 2025Updated 6 months ago
- SystemVerilog RTL Linter for YoSys☆23Nov 22, 2024Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆178Aug 8, 2025Updated 7 months ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- Simple python QAP minimiser☆10Sep 11, 2013Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆86Jan 28, 2026Updated 2 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆125Mar 22, 2026Updated last week
- Elements Software Development Kit☆13Jan 8, 2026Updated 2 months ago
- Scalable Interface for RISC-V ISA Extensions☆23Mar 16, 2026Updated last week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- ASIC implementation flow infrastructure, successor to OpenLane☆335Updated this week
- CVA6 softcore contest☆22Mar 9, 2026Updated 2 weeks ago
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆13Sep 6, 2025Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Hardware Description Library☆90Feb 17, 2026Updated last month
- ☆125Feb 17, 2026Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆34Dec 15, 2025Updated 3 months ago
- ☆342Jan 13, 2026Updated 2 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 6 months ago
- Files associated with Digital Integrated Circuits (ecen4303) at Oklahoma State University☆10Dec 7, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆15Mar 2, 2022Updated 4 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆802Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆698Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Mar 17, 2026Updated last week
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- RTL data structure☆64Feb 20, 2026Updated last month
- An electromagnetic field computation program☆153Updated this week
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆192Oct 6, 2025Updated 5 months ago
- FOSS EKV2.6 Compact Model☆18Sep 5, 2025Updated 6 months ago