tub-msc / ordecView external linksLinks
Custom IC Design Platform
☆46Updated this week
Alternatives and similar repositories for ordec
Users that are interested in ordec are comparing it to the libraries listed below
Sorting:
- For mosbius.org website☆29Jul 31, 2025Updated 6 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆24Jan 16, 2026Updated last month
- Open-source PDK version manager☆39Nov 25, 2025Updated 2 months ago
- ☆14Dec 27, 2024Updated last year
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 7 months ago
- ☆13Sep 4, 2025Updated 5 months ago
- ☆19Apr 19, 2024Updated last year
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- SystemVerilog RTL Linter for YoSys☆23Nov 22, 2024Updated last year
- RTL data structure☆60Jan 6, 2026Updated last month
- How to correctly write a flicker-noise model for RF simulation.☆25Sep 19, 2025Updated 4 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 5 months ago
- ☆117Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆174Aug 8, 2025Updated 6 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆441Feb 9, 2026Updated last week
- ☆37May 22, 2025Updated 8 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- 32-bit RISC-V Emulator☆26Feb 23, 2019Updated 6 years ago
- CVA6 softcore contest☆21Feb 3, 2026Updated last week
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆71Updated this week
- Advanced integrated circuits 2023☆32Feb 25, 2024Updated last year
- Parasitic Extraction for KLayout☆39Feb 3, 2026Updated last week
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Jul 24, 2025Updated 6 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆177Oct 6, 2025Updated 4 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ☆21Nov 12, 2025Updated 3 months ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆54Dec 9, 2025Updated 2 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆73Feb 9, 2026Updated last week
- Amperka ROS robot.☆11Aug 22, 2022Updated 3 years ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Oct 27, 2018Updated 7 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Studica Open Source ROS for VMX☆10Jan 12, 2022Updated 4 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated last month
- Простейшая VGA-видеокарта на Atmega168-20.☆10Apr 4, 2020Updated 5 years ago