☆20Feb 25, 2026Updated 8 months ago
Alternatives and similar repositories for ISAMORE
Users that are interested in ISAMORE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TAIDL: Tensor Accelerator ISA Definition Language☆25Nov 5, 2026Updated last week
- "Finding Reusable Instructions via E-Graph Anti-Unification", ASPLOS'26☆13Feb 25, 2026Updated 8 months ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆24Nov 6, 2026Updated last week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆35Jan 15, 2026Updated 10 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- ☆11Mar 11, 2025Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 10 months ago
- ☆17Jul 6, 2026Updated 4 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Source code for Trinity(ASPLOS 2026)☆29Apr 24, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Using e-graphs for logic synthesis (ICCAD'25)☆38Aug 28, 2026Updated 2 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆25Oct 31, 2024Updated 2 years ago
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 10 months ago
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated 2 months ago
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Korn - C Verification with Loop Invariants and Summaries☆12Oct 26, 2026Updated 2 weeks ago
- ☆17Mar 26, 2025Updated last year
- Learning materials for Taskflow programming☆13Feb 9, 2026Updated 9 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 8 months ago
- ☆18Aug 9, 2025Updated last year
- A formally-verified compiler IR☆11May 5, 2026Updated 6 months ago
- Top-level repository of ACT Ecosystem☆37Nov 5, 2026Updated last week
- ☆18Aug 10, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Oct 10, 2024Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- E-Graphs, natively in MLIR☆50Updated this week
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆14Aug 27, 2020Updated 6 years ago
- Artifact for paper "Chronosymbolic: Efficient CHC Solving with Symbolic Reasoning and Inductive Learning" in Python☆11Aug 4, 2024Updated 2 years ago
- ☆12Nov 6, 2026Updated last week
Are these results useful?