☆20Feb 25, 2026Updated 7 months ago
Alternatives and similar repositories for ISAMORE
Users that are interested in ISAMORE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TAIDL: Tensor Accelerator ISA Definition Language☆20Apr 28, 2026Updated 5 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆35Jan 15, 2026Updated 8 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆24Oct 31, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 8 months ago
- Source code for Trinity(ASPLOS 2026)☆26Apr 24, 2026Updated 5 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆37Aug 28, 2026Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 8 months ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- E-Graphs, natively in MLIR☆46Updated this week
- ☆17Mar 26, 2025Updated last year
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Top-level repository of ACT Ecosystem☆28Jun 8, 2026Updated 3 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 7 months ago
- Artifact for paper "Chronosymbolic: Efficient CHC Solving with Symbolic Reasoning and Inductive Learning" in Python☆11Aug 4, 2024Updated 2 years ago
- ☆18Aug 10, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- pangenome alignment, implicit/explicit graph, and variants for human pangenome project release 2☆24Sep 9, 2026Updated 3 weeks ago
- ☆14Aug 27, 2020Updated 6 years ago
- Integer Multiplier Generator for Verilog☆26Jul 4, 2025Updated last year
- Connecting bv_decide to SMTLIB.☆19Sep 27, 2026Updated last week
- ☆53Mar 3, 2026Updated 7 months ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- RTLMeter benchmark suite☆33Sep 27, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆17Sep 23, 2026Updated last week
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆22May 2, 2026Updated 5 months ago
- A Lean-embedded framework to verify Verilog modules☆15Sep 21, 2026Updated 2 weeks ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 8 months ago