FPGA synthesis tool powered by program synthesis
☆56Dec 15, 2025Updated 6 months ago
Alternatives and similar repositories for lakeroad
Users that are interested in lakeroad are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- egraph on top of sqlite☆13Mar 8, 2022Updated 4 years ago
- egraph <-> json☆17Dec 29, 2025Updated 6 months ago
- Equivalent and redundant mutant detection with e-graphs!!!☆13Jun 14, 2023Updated 3 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- Race Condition Running☆11Jun 24, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆76May 30, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Rewrite Rule Inference Using Equality Saturation☆156Jun 11, 2026Updated 3 weeks ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆121May 14, 2025Updated last year
- Automatically generate a compiler using equality saturation☆35Apr 3, 2024Updated 2 years ago
- Interactive visualizer for e-graphs☆28Jan 13, 2026Updated 5 months ago
- Python bindings for egg☆50Jan 17, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Problems and Results of IWLS 2023 Programming Contest☆17Apr 12, 2025Updated last year
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- A Python library for working with logic networks, synthesis, and optimization.☆87Updated this week
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- Search-based compiler for high-performance DSP programming☆72Oct 29, 2024Updated last year
- GPTQ inference TVM kernel☆41Apr 25, 2024Updated 2 years ago
- ☆12Jun 13, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Oct 17, 2025Updated 8 months ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 11 months ago
- ☆13Jun 21, 2026Updated last week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Szalinski: A Tool for Synthesizing Structured CAD Models with Equality Saturation and Inverse Transformations☆55Mar 21, 2026Updated 3 months ago
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 4 months ago
- Logic circuit analysis and optimization☆51Feb 2, 2026Updated 5 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cyclic theorem prover for equalitional reasoning using egraphs☆27Oct 24, 2023Updated 2 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆122Jun 22, 2026Updated last week
- ☆15Oct 21, 2020Updated 5 years ago
- ☆16Jan 25, 2026Updated 5 months ago
- ☆16Jun 18, 2026Updated 2 weeks ago
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jun 11, 2026Updated 3 weeks ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 11 months ago