FPGA synthesis tool powered by program synthesis
☆57Dec 15, 2025Updated 10 months ago
Alternatives and similar repositories for lakeroad
Users that are interested in lakeroad are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Equivalent and redundant mutant detection with e-graphs!!!☆13Jun 14, 2023Updated 3 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆16Jan 9, 2026Updated 9 months ago
- egraph on top of sqlite☆13Mar 8, 2022Updated 4 years ago
- Race Condition Running☆11Oct 23, 2026Updated last week
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆76May 30, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Using e-graphs for logic synthesis (ICCAD'25)☆38Aug 28, 2026Updated 2 months ago
- egraph <-> json☆18Dec 29, 2025Updated 10 months ago
- Rewrite Rule Inference Using Equality Saturation☆158Sep 11, 2026Updated last month
- Search-based compiler for high-performance DSP programming☆73Oct 29, 2024Updated 2 years ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- ☆16Jan 25, 2026Updated 9 months ago
- ☆14Aug 17, 2026Updated 2 months ago
- Python bindings for egg☆50Jan 17, 2023Updated 3 years ago
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A prototype SMT-solver for the theory of bit-vectors and uninterpreted functions.☆10Dec 10, 2023Updated 2 years ago
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- Automatically generate a compiler using equality saturation☆36Apr 3, 2024Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆125May 14, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Cyclic theorem prover for equalitional reasoning using egraphs☆27Oct 24, 2023Updated 3 years ago
- ☆39Sep 17, 2021Updated 5 years ago
- benchmarking e-graph extraction☆54Feb 2, 2026Updated 9 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- gHyPart: GPU-friendly End-to-End Hypergraph Partitioner☆12Feb 6, 2025Updated last year
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 9 months ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated last week
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆33Jun 23, 2025Updated last year
- A Boolean circuit minimizer☆18Sep 14, 2026Updated last month
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- Compiler optimizer for arbitrary control flow based on equality saturation☆116May 19, 2022Updated 4 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 9 months ago
- static symmetry breaking for SAT☆26May 26, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Jul 6, 2026Updated 3 months ago
- ☆14May 7, 2026Updated 5 months ago
- ☆12Oct 13, 2026Updated 2 weeks ago
- A synthesis-enabled solver for relational logic☆29Apr 30, 2018Updated 8 years ago
- ☆50Sep 24, 2026Updated last month
- An experimental optimizing compiler for Bril using egglog☆105Oct 21, 2026Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago