gussmith23 / lakeroadLinks
FPGA synthesis tool powered by program synthesis
☆52Updated 3 months ago
Alternatives and similar repositories for lakeroad
Users that are interested in lakeroad are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- A Hardware Pipeline Description Language☆47Updated 2 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- ☆40Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last month
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆85Updated this week
- ☆19Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- Verilog AST☆21Updated last year
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated last month
- RTLCheck☆22Updated 6 years ago
- Pono: A flexible and extensible SMT-based model checker☆110Updated last week
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- ILA Model Database☆23Updated 5 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Verilog development and verification project for HOL4☆27Updated 5 months ago
- ☆17Updated 3 months ago
- Equivalence checking with Yosys☆46Updated 2 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago
- ☆13Updated 4 years ago