gussmith23 / lakeroadLinks
FPGA synthesis tool powered by program synthesis
☆51Updated 3 weeks ago
Alternatives and similar repositories for lakeroad
Users that are interested in lakeroad are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆40Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated this week
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated last month
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated last month
- ☆19Updated last year
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- ILA Model Database☆24Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆79Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated 2 months ago
- ☆12Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆112Updated last week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago