vegaluisjose / vastLinks
Verilog AST
☆21Updated 2 years ago
Alternatives and similar repositories for vast
Users that are interested in vast are comparing it to the libraries listed below
Sorting:
- A Hardware Pipeline Description Language☆49Updated 4 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- ☆40Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 7 months ago
- Verilator Porcelain☆49Updated 2 years ago
- RTLCheck☆23Updated 7 years ago
- ☆104Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆33Updated last week
- Fast PnR toolchain for CGRA☆18Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆30Updated 3 years ago
- ☆58Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆146Updated 3 weeks ago
- FPGA synthesis tool powered by program synthesis☆52Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 10 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- BTOR2 MLIR project☆26Updated last year
- Testing processors with Random Instruction Generation☆50Updated last week
- Logic circuit analysis and optimization☆42Updated 3 months ago
- ☆19Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆32Updated 3 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- Hardware generator debugger☆77Updated last year
- Fluid Pipelines☆11Updated 7 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated last month
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago