Verilog AST
☆19Dec 2, 2023Updated 2 years ago
Alternatives and similar repositories for vast
Users that are interested in vast are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆39Sep 17, 2021Updated 5 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- generating hardware accelerators for pangenomic graph queries☆45Jul 1, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Easy SMT solver interaction☆36Feb 3, 2026Updated 8 months ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 10 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- ☆36Mar 31, 2025Updated last year
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- baby's first liquid type system☆15Aug 15, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- RTLCheck☆26Oct 9, 2018Updated 8 years ago
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- A lighweight and parallel snapshot testing framework in rust☆41Aug 17, 2023Updated 3 years ago
- ☆13Jul 5, 2026Updated 3 months ago
- egraph <-> json☆18Dec 29, 2025Updated 9 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆614Updated this week
- ☆17Feb 3, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- A language for symbolic transitions system, inspired by Ivy.☆76Mar 19, 2026Updated 6 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- ☆38Oct 4, 2026Updated 2 weeks ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Verified graph rewriting (for dataflow circuits).☆29Oct 4, 2026Updated last week
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilator Porcelain☆48Nov 7, 2023Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Oct 4, 2026Updated last week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆304Updated this week
- ☆16Jun 13, 2021Updated 5 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month