Verilog AST
☆21Dec 2, 2023Updated 2 years ago
Alternatives and similar repositories for vast
Users that are interested in vast are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Sep 17, 2021Updated 4 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- generating hardware accelerators for pangenomic graph queries☆42May 2, 2026Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 4 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆54Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- ☆14Mar 13, 2026Updated last month
- egraph <-> json☆17Dec 29, 2025Updated 4 months ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Easy SMT solver interaction☆34Feb 3, 2026Updated 3 months ago
- High quality and composable RTL libraries in SystemVerilog☆32Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆180Updated this week
- A language for symbolic transitions system, inspired by Ivy.☆75Mar 19, 2026Updated last month
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆593Apr 30, 2026Updated last week
- ☆17Feb 3, 2023Updated 3 years ago
- Analyze experimental data with Programming by Navigation☆17May 2, 2026Updated last week
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Jan 21, 2026Updated 3 months ago
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 9 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆171Nov 7, 2023Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- LEC - Logic Equivalence Checking - Formal Verification☆39May 2, 2026Updated last week
- Using e-graphs for logic synthesis (ICCAD'25)☆34Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Jun 13, 2021Updated 4 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated 2 weeks ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 11 months ago
- ☆87Mar 5, 2024Updated 2 years ago
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization (ICLR'26)☆77Apr 25, 2026Updated last week
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year