Alternatives and similar repositories for vast

Users that are interested in vast are comparing it to the libraries listed below

• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated 2 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated this week
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 6 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 4 months ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated last year
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated 3 weeks ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated 2 months ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• iscas-tis / CHA
  ☆19Updated last year
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆112Updated 3 months ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆40Updated last week
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated this week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆46Updated 2 weeks ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 3 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• StanfordAHA / doc
  Papers, Posters, Presentations, Documentation...
  ☆19Updated last year
• masc-ucsc / fluid
  Fluid Pipelines
  ☆11Updated 7 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆37Updated 4 years ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆30Updated 3 weeks ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• ucb-bar / esp-isa-sim
  Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
  ☆17Updated 2 years ago