Alternatives and similar repositories for vast

Users that are interested in vast are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆32Updated this week
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 4 months ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 6 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated last month
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆23Updated 7 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated last week
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated last year
• iscas-tis / CHA
  ☆19Updated last year
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆31Updated 2 months ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated 2 months ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆32Updated 9 months ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆37Updated 4 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆45Updated 7 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆58Updated this week
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆41Updated last month
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆48Updated last month
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated 2 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 5 months ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 3 years ago
• David-Durst / embeddedHaskellAetherling
  ☆29Updated 3 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago