vegaluisjose / vastView external linksLinks
Verilog AST
☆21Dec 2, 2023Updated 2 years ago
Alternatives and similar repositories for vast
Users that are interested in vast are comparing it to the libraries listed below
Sorting:
- ☆40Sep 17, 2021Updated 4 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- generating hardware accelerators for pangenomic graph queries☆39Feb 9, 2026Updated last week
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 2 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- A language for symbolic transitions system, inspired by Ivy.☆72Sep 5, 2025Updated 5 months ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- ☆12Updated this week
- Open-source AI acceleration on FPGA: from ONNX to RTL☆48Jan 5, 2026Updated last month
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Easy SMT solver interaction☆34Feb 3, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- Synthesizes efficient Z3 strategies tailored to your problem set! Repo for the IJCAI'24 paper: Layered and Staged Monte Carlo Tree Search…☆23Feb 10, 2026Updated last week
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- ☆16Jan 5, 2022Updated 4 years ago
- ☆27Mar 31, 2025Updated 10 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- High quality and composable RTL libraries in SystemVerilog☆29Updated this week
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆164Updated this week
- Fully verified model checker for realtime systems☆17Sep 2, 2022Updated 3 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated 2 weeks ago