Verilog AST
☆21Dec 2, 2023Updated 2 years ago
Alternatives and similar repositories for vast
Users that are interested in vast are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Sep 17, 2021Updated 4 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- generating hardware accelerators for pangenomic graph queries☆43May 26, 2026Updated 3 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 6 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆54Jun 4, 2026Updated 2 weeks ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- ☆13Mar 13, 2026Updated 3 months ago
- egraph <-> json☆17Dec 29, 2025Updated 5 months ago
- Hardware generator debugger☆78Feb 12, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Easy SMT solver interaction☆36Feb 3, 2026Updated 4 months ago
- High quality and composable RTL libraries in SystemVerilog☆33Jun 11, 2026Updated last week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆194Updated this week
- A language for symbolic transitions system, inspired by Ivy.☆76Mar 19, 2026Updated 2 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 5 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆600Updated this week
- ☆17Feb 3, 2023Updated 3 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- Analyze experimental data with Programming by Navigation☆17Jun 6, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29May 28, 2026Updated 3 weeks ago
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 11 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- magma circuits☆263Oct 19, 2024Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jun 11, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LEC - Logic Equivalence Checking - Formal Verification☆44Updated this week
- ☆16Jun 13, 2021Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated last month
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 11 months ago
- ☆87Mar 5, 2024Updated 2 years ago
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization (ICLR'26)☆87Apr 25, 2026Updated last month
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago