SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
☆31Sep 20, 2019Updated 6 years ago
Alternatives and similar repositories for SMTSampler
Users that are interested in SMTSampler are comparing it to the libraries listed below
Sorting:
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- Efficient Sampling of SAT Solutions for Testing☆35Sep 20, 2019Updated 6 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- UniGen approximately uniform sampler☆35Jul 24, 2025Updated 7 months ago
- ☆20Jun 12, 2024Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Feb 16, 2026Updated 2 weeks ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Constraint solver based on coverage-guided fuzzing☆249Nov 28, 2023Updated 2 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- ☆13Jun 12, 2024Updated last year
- ☆12May 20, 2021Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- ☆15May 24, 2023Updated 2 years ago
- An experimental framework for temporal verification based on first-order linear-time temporal logic. Our goal is to express transition sy…☆21Jan 26, 2026Updated last month
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Hardware Formal Verification Tool☆88Updated this week