microsoft / kanagawaLinks
High level synthesis language for hardware design
☆62Updated this week
Alternatives and similar repositories for kanagawa
Users that are interested in kanagawa are comparing it to the libraries listed below
Sorting:
- Fearless hardware design☆183Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆146Updated last week
- A core language for rule-based hardware design 🦑☆164Updated 3 weeks ago
- ☆40Updated 4 years ago
- A translation validation framework for MLIR☆89Updated 7 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆563Updated this week
- A minimal development of SSA theory☆192Updated last week
- The source code to the Voss II Hardware Verification Suite☆56Updated last week
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 5 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆24Updated 2 months ago
- A Hardware Pipeline Description Language☆49Updated 3 months ago
- An awesome list of e-graph resources☆256Updated 2 weeks ago
- FPGA synthesis tool powered by program synthesis☆52Updated last month
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆163Updated last week
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆109Updated 2 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated 2 months ago
- Automatically generate a compiler using equality saturation☆34Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated last week
- BTOR2 MLIR project☆26Updated last year
- simple snapshot-style integration testing for commands☆72Updated 5 months ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆56Updated 9 months ago
- Search-based compiler for high-performance DSP programming☆69Updated last year
- RISCV Core written in Calyx☆17Updated last year
- Website for CS 265☆31Updated 10 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- IREE compiler and runtime for Snitch☆14Updated last month
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- Pono: A flexible and extensible SMT-based model checker☆113Updated last week
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆81Updated last week
- Verilog development and verification project for HOL4☆27Updated 6 months ago