High level synthesis language for hardware design
☆80Feb 25, 2026Updated this week
Alternatives and similar repositories for kanagawa
Users that are interested in kanagawa are comparing it to the libraries listed below
Sorting:
- A Hardware Pipeline Description Language☆57Jul 12, 2025Updated 7 months ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- ☆22Updated this week
- ☆16Oct 25, 2022Updated 3 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Fearless hardware design☆197Aug 20, 2025Updated 6 months ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆47Feb 24, 2026Updated last week
- A port of the netbsd utilities for linux(and may be another unix like operating systems)☆53Updated this week
- ☆17Mar 26, 2025Updated 11 months ago
- ☆20Jun 12, 2024Updated last year
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- ☆40Sep 17, 2021Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- Cuq: A MIR-to-Coq Framework Targeting PTX for Formal Semantics and Verified Translation of Rust GPU Kernels☆126Dec 26, 2025Updated 2 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆581Updated this week
- Bug tracker for Everlook☆14Jun 22, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ⚡️ A semantic line breaker that truly breaks lines semantically. Powered by Transformers.☆35Aug 19, 2025Updated 6 months ago
- design and verification of asynchronous circuits☆43Updated this week
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Sep 20, 2019Updated 6 years ago
- Azure Cloud HSM SDK☆17Feb 20, 2026Updated last week
- A Rust hashconsing library.☆38Jul 15, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- This repo contains the artifact for our SOSP'19 paper on Serval☆32Sep 11, 2019Updated 6 years ago
- Azure Managed HSM SSL/TLS Offload Library for F5 and Nginx☆19Sep 18, 2025Updated 5 months ago
- A collection of scripts and tools for managing ADFS☆14Aug 6, 2018Updated 7 years ago
- ☆10Jul 20, 2023Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 2 weeks ago
- Lustre Repository with MS patches☆13Updated this week