High level synthesis language for hardware design
☆89Apr 25, 2026Updated last week
Alternatives and similar repositories for kanagawa
Users that are interested in kanagawa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 9 months ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- ☆27Mar 5, 2026Updated last month
- ☆16Oct 25, 2022Updated 3 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fearless hardware design☆201Aug 20, 2025Updated 8 months ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated 2 months ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆62Updated this week
- ☆40Sep 17, 2021Updated 4 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆41Nov 29, 2025Updated 5 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 10 months ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Time-sensitive affine types for predictable hardware generation☆151Jan 5, 2026Updated 3 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆592Apr 20, 2026Updated last week
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Jul 6, 2017Updated 8 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Sep 20, 2019Updated 6 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Artifacts for the "Caching with Delayed Hits" paper that appears in SIGCOMM '20.☆21Feb 26, 2021Updated 5 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆166Updated this week
- Ensō is a high-performance streaming interface for NIC-application communication.☆79Apr 11, 2026Updated 3 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆124Apr 13, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Apr 6, 2026Updated 3 weeks ago
- PLT Redex models of LVar calculi☆10Apr 6, 2015Updated 11 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- SECD machine and Lispkit Lisp compiler, in Python☆14Oct 25, 2017Updated 8 years ago
- OCEAN – Open-source CXL Emulation at Hyperscale Architecture and Networking.☆26Mar 24, 2026Updated last month
- This repo contains the artifact for our SOSP'19 paper on Serval☆32Sep 11, 2019Updated 6 years ago