High level synthesis language for hardware design
☆106Oct 7, 2026Updated this week
Alternatives and similar repositories for kanagawa
Users that are interested in kanagawa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆38Oct 4, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- Fearless hardware design☆214Jul 23, 2026Updated 2 months ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- Verified graph rewriting (for dataflow circuits).☆29Oct 4, 2026Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- ☆18Mar 11, 2026Updated 7 months ago
- A core language for rule-based hardware design 🦑☆187Dec 10, 2025Updated 10 months ago
- design and verification of asynchronous circuits☆52Sep 29, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆171Sep 17, 2026Updated 3 weeks ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Repo for Performance Interfaces for Hardware Accelerators.☆21Aug 19, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- A tool for formally verifying constant-time software against hardware 🕰️☆17Feb 1, 2025Updated last year
- ☆32Nov 2, 2025Updated 11 months ago
- ☆15Sep 30, 2026Updated last week
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- ☆28Dec 4, 2025Updated 10 months ago
- Automatically generate a compiler using equality saturation☆36Apr 3, 2024Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆231Aug 31, 2020Updated 6 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆125Oct 3, 2026Updated last week
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆59Jan 23, 2025Updated last year
- RTLMeter benchmark suite☆33Oct 4, 2026Updated last week
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- A Lean-embedded framework to verify Verilog modules☆16Updated this week
- Easy SMT solver interaction☆36Feb 3, 2026Updated 8 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago