High level synthesis language for hardware design
☆83Mar 11, 2026Updated last week
Alternatives and similar repositories for kanagawa
Users that are interested in kanagawa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Hardware Pipeline Description Language☆58Jul 12, 2025Updated 8 months ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- ☆23Mar 5, 2026Updated 2 weeks ago
- ☆16Oct 25, 2022Updated 3 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- Fearless hardware design☆198Aug 20, 2025Updated 7 months ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆49Mar 16, 2026Updated last week
- Arbitrary width integers☆26Jul 26, 2025Updated 7 months ago
- ☆17Mar 26, 2025Updated 11 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- ☆20Jun 12, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- Add support for debugging JITed code to ORC JIT from LLVM Kaleidoscope example☆13Jun 14, 2017Updated 8 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆587Updated this week
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆12Jun 24, 2022Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Jul 6, 2017Updated 8 years ago
- A Rust hashconsing library.☆38Jul 15, 2024Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Sep 20, 2019Updated 6 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆112Mar 13, 2026Updated last week
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 4 months ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆78Mar 6, 2026Updated 2 weeks ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- SECD machine and Lispkit Lisp compiler, in Python☆14Oct 25, 2017Updated 8 years ago
- Easily create Pebble-guided workouts from phone or computer☆12May 1, 2017Updated 8 years ago
- Automatically generate a compiler using equality saturation☆34Apr 3, 2024Updated last year