microsoft / kanagawaLinks
High level synthesis language for hardware design
☆68Updated last week
Alternatives and similar repositories for kanagawa
Users that are interested in kanagawa are comparing it to the libraries listed below
Sorting:
- Time-sensitive affine types for predictable hardware generation☆146Updated 3 weeks ago
- A core language for rule-based hardware design 🦑☆165Updated last month
- ☆40Updated 4 years ago
- Fearless hardware design☆183Updated 3 months ago
- A Hardware Pipeline Description Language☆49Updated 4 months ago
- FPGA synthesis tool powered by program synthesis☆52Updated last month
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 2 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆564Updated this week
- The source code to the Voss II Hardware Verification Suite☆56Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆91Updated last week
- CHERI-RISC-V model written in Sail☆66Updated 4 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆146Updated last week
- The specification for the FIRRTL language☆62Updated last week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆161Updated last week
- simple snapshot-style integration testing for commands☆72Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- high-performance RTL simulator☆182Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆238Updated last month
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆88Updated last month
- Website for CS 265☆32Updated 11 months ago
- Search-based compiler for high-performance DSP programming☆69Updated last year
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- BTOR2 MLIR project☆26Updated last year
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- A tool for synthesizing Verilog programs☆107Updated 3 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆111Updated 2 weeks ago
- A generic test bench written in Bluespec☆56Updated 4 years ago
- The SiFive wake build tool☆91Updated last week
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 7 months ago