Alternatives and similar repositories for rake:

Users that are interested in rake are comparing it to the libraries listed below

• ychen306 / vegen
  ☆28Updated 2 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 2 months ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆80Updated 3 months ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 5 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆13Updated 2 months ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆23Updated last year
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆25Updated last month
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆32Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆28Updated 7 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆107Updated last year
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆28Updated 3 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated last year
• pnnl / COMET
  ☆40Updated this week
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆42Updated last year
• harvard-edge / Gables
  ☆13Updated 4 years ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆18Updated 5 months ago
• NVlabs / ptxmemorymodel
  ☆52Updated 5 years ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆71Updated 8 months ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆27Updated last week
• regehr / pldi22-llvm-tutorial
  outline and links for PLDI 2022 tutorial
  ☆17Updated 2 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆29Updated last month
• mattsinc / heterosync
  HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs
  ☆28Updated 5 months ago
• sderek / CUDAAdvisor
  CUDAAdvisor: a GPU profiling tool
  ☆48Updated 6 years ago