compiling DSLs to high-level hardware instructions
☆23Nov 8, 2022Updated 3 years ago
Alternatives and similar repositories for rake
Users that are interested in rake are comparing it to the libraries listed below
Sorting:
- ☆22Dec 11, 2024Updated last year
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Nov 20, 2025Updated 4 months ago
- ☆33Dec 1, 2022Updated 3 years ago
- ☆20Jun 12, 2024Updated last year
- Program synthesis tools and utilities for LLVM.☆20Jul 6, 2023Updated 2 years ago
- A compiler for automatically re-targeting sequential Java code to Apache Spark.☆51Jun 15, 2023Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Experimental translation of llvm to smt.☆59Apr 8, 2020Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Re-implementation of the TASO compiler using equality saturation☆138Jun 28, 2021Updated 4 years ago
- Search-based compiler for high-performance DSP programming☆71Oct 29, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Visualization synthesis☆15May 12, 2021Updated 4 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- TensorRight: Automated Verification of Tensor Graph Rewrites☆19Nov 9, 2025Updated 4 months ago
- A program synthesis framework for verified lifting applications☆61Updated this week
- Spatialyze: A Geospatial Video Analytic System with Spatial-Aware Optimizations☆11Mar 3, 2025Updated last year
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆11Aug 7, 2023Updated 2 years ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 9 months ago
- ☆26Oct 6, 2023Updated 2 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- ☆41Oct 9, 2025Updated 5 months ago
- Pono: A flexible and extensible SMT-based model checker☆118Updated this week
- ☆17Mar 26, 2025Updated 11 months ago
- Automatically generate a compiler using equality saturation☆34Apr 3, 2024Updated last year
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- Migrated to Codeberg☆18Mar 20, 2022Updated 4 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- ☆21Mar 12, 2026Updated last week
- Python implementation of directed graph hashing, from the paper "Directed Graph Hashing"☆16Feb 25, 2026Updated 3 weeks ago
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Mar 19, 2023Updated 3 years ago