compiling DSLs to high-level hardware instructions
☆23Nov 8, 2022Updated 3 years ago
Alternatives and similar repositories for rake
Users that are interested in rake are comparing it to the libraries listed below
Sorting:
- ☆12May 20, 2021Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- ☆22Dec 11, 2024Updated last year
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Nov 20, 2025Updated 3 months ago
- ☆32Dec 1, 2022Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Search-based compiler for high-performance DSP programming☆71Oct 29, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A tool for formally verifying constant-time software against hardware 🕰️☆14Feb 1, 2025Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Re-implementation of the TASO compiler using equality saturation☆138Jun 28, 2021Updated 4 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- TensorRight: Automated Verification of Tensor Graph Rewrites☆18Nov 9, 2025Updated 3 months ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- Automatically generate a compiler using equality saturation☆34Apr 3, 2024Updated last year
- Experimental translation of llvm to smt.☆58Apr 8, 2020Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- Python implementation of directed graph hashing, from the paper "Directed Graph Hashing"☆16Updated this week
- Pono: A flexible and extensible SMT-based model checker☆117Feb 5, 2026Updated 3 weeks ago
- ☆17Mar 26, 2025Updated 11 months ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- ☆17Mar 17, 2022Updated 3 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- ☆25Nov 2, 2025Updated 4 months ago
- A simple λProlog interpreter☆20Nov 29, 2021Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- A compiler for automatically re-targeting sequential Java code to Apache Spark.☆51Jun 15, 2023Updated 2 years ago
- ☆21Mar 18, 2022Updated 3 years ago
- A Hardware Pipeline Description Language☆57Jul 12, 2025Updated 7 months ago
- ☆26Oct 6, 2023Updated 2 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 5 years ago