uwplse / rakeLinks
compiling DSLs to high-level hardware instructions
☆23Updated 3 years ago
Alternatives and similar repositories for rake
Users that are interested in rake are comparing it to the libraries listed below
Sorting:
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 3 months ago
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 10 months ago
- A Hardware Pipeline Description Language☆49Updated 4 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- A translation validation framework for MLIR☆89Updated 8 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- BTOR2 MLIR project☆26Updated last year
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆71Updated 6 months ago
- ☆31Updated 3 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆57Updated last week
- Verilog AST☆21Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- ☆40Updated 4 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆111Updated 3 months ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆20Updated 2 weeks ago
- Memory consistency modelling using Alloy☆31Updated 4 years ago
- A Speculation-Aware Collaborative Dependence Analysis Framework☆27Updated last year
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- ☆19Updated last year
- Website for CS 265☆32Updated 11 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- ☆17Updated 8 months ago
- ☆40Updated last month
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆13Updated 2 weeks ago
- RTLCheck☆23Updated 7 years ago
- Time-sensitive affine types for predictable hardware generation☆146Updated last month