Alternatives and similar repositories for rake

Users that are interested in rake are comparing it to the libraries listed below

• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆89Updated 7 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated last month
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 4 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆117Updated 2 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 2 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• ychen306 / vegen
  ☆31Updated 2 years ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated last year
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated 2 weeks ago
• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆28Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• ymanerka / rtlcheck
  RTLCheck
  ☆23Updated 7 years ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆28Updated 3 years ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 5 months ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆31Updated 2 months ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆35Updated 3 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆34Updated 2 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆110Updated 3 months ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• iscas-tis / CHA
  ☆19Updated last year
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆32Updated 9 months ago
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆24Updated 2 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆39Updated 3 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated last week
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆51Updated 2 years ago
• NVlabs / ptxmemorymodel
  ☆64Updated 6 years ago
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆69Updated last year