uwplse / rake

Related projects ⓘ

Alternatives and complementary repositories for rake

• ychen306 / vegen
  ☆27Updated last year
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 3 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆38Updated last month
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆73Updated 2 weeks ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆102Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆40Updated last month
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆29Updated last year
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆30Updated 2 years ago
• vegaluisjose / reticle
  ☆41Updated 3 years ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆71Updated 5 months ago
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆42Updated last year
• mattsinc / heterosync
  HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs
  ☆27Updated last month
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆50Updated 7 months ago
• pnnl / COMET
  ☆36Updated this week
• NVlabs / litmustestgen
  Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)
  ☆15Updated 9 months ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆27Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆19Updated 11 months ago
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆28Updated 3 years ago
• aakahlow / gem5Valid_Haswell
  ☆18Updated 4 years ago
• NVlabs / ptxmemorymodel
  ☆47Updated 5 years ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆18Updated 2 years ago
• spcl / mlir-dace
  Data-Centric MLIR dialect
  ☆38Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆39Updated last year
• sderek / CUDAAdvisor
  CUDAAdvisor: a GPU profiling tool
  ☆48Updated 6 years ago
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆14Updated 5 years ago
• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 4 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆22Updated this week
• andidr / teckyl
  An MLIR frontend for tensor expressions
  ☆24Updated 4 years ago
• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆28Updated 4 months ago
• akothen / Hydride
  A retargetable and extensible synthesis-based compiler for modern hardware architectures
  ☆10Updated this week