Alternatives and similar repositories for rake

Users that are interested in rake are comparing it to the libraries listed below

• ychen306 / vegen
  ☆31Updated 3 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆117Updated 2 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆89Updated 9 months ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆72Updated 6 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 3 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆53Updated last week
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆28Updated 3 years ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆34Updated 11 months ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆42Updated last year
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆112Updated 4 months ago
• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆27Updated last year
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆34Updated 2 years ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆33Updated 4 months ago
• PrincetonUniversity / cpf
  Collaborative Parallelization Framework (CPF)
  ☆31Updated 2 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated last month
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• spcl / mlir-dace
  Data-Centric MLIR dialect
  ☆44Updated 2 years ago
• akothen / Hydride
  A retargetable and extensible synthesis-based compiler for modern hardware architectures
  ☆13Updated last month
• NVlabs / ptxmemorymodel
  ☆68Updated 6 years ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆20Updated 3 weeks ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆59Updated last year
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆60Updated last week
• ymanerka / rtlcheck
  RTLCheck
  ☆23Updated 7 years ago
• mwillsey / cs265
  Website for CS 265
  ☆32Updated 11 months ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆31Updated 5 years ago