Naive Educational RISC-V -- A simple single-stage RV32I processor
☆27Nov 3, 2020Updated 5 years ago
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below
Sorting:
- I2C controller core☆16Jun 1, 2022Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 7 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- This is a slightly simplified variation on µCurrent that allows for measuring micro and nano amps.☆20Jun 16, 2016Updated 9 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- ☆19Jul 12, 2024Updated last year
- Implementation of FlexSC on Linux Kernel v5.0+ and Performance Analysis☆19Mar 15, 2020Updated 5 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆56Feb 16, 2026Updated 2 weeks ago
- Pono: A flexible and extensible SMT-based model checker☆117Feb 5, 2026Updated last month
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- Sending raw data from the Digilent Arty FPGA board☆25Jun 8, 2016Updated 9 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- design and verification of asynchronous circuits☆43Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆63Nov 5, 2021Updated 4 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Minimal code required to boot an STM32F0 chip into a C 'main' method.☆29May 21, 2018Updated 7 years ago
- Automatically generate a compiler using equality saturation☆34Apr 3, 2024Updated last year
- DAG-based blockchain☆10Apr 20, 2019Updated 6 years ago
- An API that can be used to expose an SMT-LIB compliant SMT solver to a developer tool written in Rust.☆36Jan 17, 2020Updated 6 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35May 12, 2021Updated 4 years ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 3 years ago