SymbioticEDA / nervLinks
Naive Educational RISC-V -- A simple single-stage RV32I processor
☆27Updated 4 years ago
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below
Sorting:
- Mutation Cover with Yosys (MCY)☆87Updated last week
- PicoRV☆43Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Hardware generator debugger☆76Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- ☆38Updated 3 years ago
- Naive Educational RISC V processor☆89Updated last week
- mantle library☆44Updated 2 years ago
- ☆56Updated 3 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆96Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- ☆104Updated 3 years ago
- FPGA tool performance profiling☆102Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 7 months ago
- The specification for the FIRRTL language☆62Updated this week
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- ☆18Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago