Naive Educational RISC-V -- A simple single-stage RV32I processor
☆28Nov 3, 2020Updated 5 years ago
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆15Apr 12, 2023Updated 3 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆29Mar 31, 2025Updated last year
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆18May 19, 2021Updated 4 years ago
- I2C controller core☆16Jun 1, 2022Updated 3 years ago
- Template for projects in PyTorch powered with PyTorch Lightning, Telegrad and MLflow. Get updates on mobile and streamline PyTorch code f…☆10May 1, 2023Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 9 months ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 5 months ago
- ☆14Sep 14, 2017Updated 8 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- This is a translation of source code from SICP into SML/NJ.☆13Jun 2, 2010Updated 15 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Implementation of FlexSC on Linux Kernel v5.0+ and Performance Analysis☆19Mar 15, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆122Apr 3, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated last week
- LZ4 decoder in assembly for RiscV RV32IC☆12Feb 11, 2022Updated 4 years ago
- ☆33Jan 7, 2025Updated last year
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- design and verification of asynchronous circuits☆48Feb 27, 2026Updated last month
- SPI core☆14Oct 25, 2019Updated 6 years ago
- Implementation of JPEG Compression on an FPGA☆19May 10, 2017Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Hardcaml Verification Tools☆15Apr 6, 2026Updated last week
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- This repo contains the artifact for our SOSP'19 paper on Serval☆32Sep 11, 2019Updated 6 years ago
- Functionality for modifying Julia package registry files☆12Mar 4, 2026Updated last month
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- This is a slightly simplified variation on µCurrent that allows for measuring micro and nano amps.☆20Jun 16, 2016Updated 9 years ago