SymbioticEDA / nervLinks
Naive Educational RISC-V -- A simple single-stage RV32I processor
☆27Updated 4 years ago
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below
Sorting:
- Mutation Cover with Yosys (MCY)☆85Updated 2 weeks ago
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- mantle library☆44Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Naive Educational RISC V processor☆87Updated last month
- A Verilog Synthesis Regression Test☆37Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- FPGA tool performance profiling☆102Updated last year
- Demo SoC for SiliconCompiler.☆60Updated this week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 3 months ago
- Hardware generator debugger☆75Updated last year
- ☆56Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆109Updated 2 years ago
- The specification for the FIRRTL language☆63Updated last week
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆46Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Debuggable hardware generator☆69Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆38Updated 3 years ago
- ☆23Updated 3 months ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago