Naive Educational RISC-V -- A simple single-stage RV32I processor
☆28Nov 3, 2020Updated 5 years ago
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- A Hardware Pipeline Description Language☆59Jul 12, 2025Updated last year
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆19May 19, 2021Updated 5 years ago
- Template for projects in PyTorch powered with PyTorch Lightning, Telegrad and MLflow. Get updates on mobile and streamline PyTorch code f…☆10May 1, 2023Updated 3 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- ☆33Mar 31, 2025Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆14Sep 14, 2017Updated 8 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 2 weeks ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A verifier that integrates LLMs into automated C program verification☆16Apr 4, 2026Updated 3 months ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- Implementation of FlexSC on Linux Kernel v5.0+ and Performance Analysis☆19Mar 15, 2020Updated 6 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- LZ4 decoder in assembly for RiscV RV32IC☆12Feb 11, 2022Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆128Updated this week
- Mutation Cover with Yosys (MCY)☆96Jul 9, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆33Jan 7, 2025Updated last year
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- Finite Element tools in Julia: Meshing of medical images☆10Apr 18, 2025Updated last year
- SPI core☆14Oct 25, 2019Updated 6 years ago
- The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction…☆12Dec 12, 2019Updated 6 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- This repo contains the artifact for our SOSP'19 paper on Serval☆33Sep 11, 2019Updated 6 years ago