vegaluisjose / reticle-evaluationLinks
Reticle evaluation (PLDI 2021)
☆12Updated 4 years ago
Alternatives and similar repositories for reticle-evaluation
Users that are interested in reticle-evaluation are comparing it to the libraries listed below
Sorting:
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- ☆40Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- BTOR2 MLIR project☆26Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Verilog development and verification project for HOL4☆27Updated 4 months ago
- Libre Silicon Compiler☆22Updated 4 years ago
- A generic test bench written in Bluespec☆54Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆15Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Verilog AST☆21Updated last year
- Fast PnR toolchain for CGRA☆18Updated last year
- Logic circuit analysis and optimization☆43Updated last week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆158Updated last month
- A core language for rule-based hardware design 🦑☆160Updated 2 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Fluid Pipelines☆11Updated 7 years ago