Alternatives and similar repositories for reticle-evaluation

Users that are interested in reticle-evaluation are comparing it to the libraries listed below

• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 7 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆35Updated 4 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated last month
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Updated 4 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 2 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last week
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆60Updated 3 months ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆55Updated 2 weeks ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 8 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆35Updated 3 months ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆48Updated 5 years ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 5 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated last year
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated last week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆156Updated last month
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆16Updated 10 months ago
• foshardware / lsc
  Libre Silicon Compiler
  ☆22Updated 4 years ago
• David-Durst / embeddedHaskellAetherling
  ☆26Updated 2 years ago