vegaluisjose / reticle-evaluationLinks
Reticle evaluation (PLDI 2021)
☆12Updated 4 years ago
Alternatives and similar repositories for reticle-evaluation
Users that are interested in reticle-evaluation are comparing it to the libraries listed below
Sorting:
- ☆40Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 6 months ago
- A generic test bench written in Bluespec☆55Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- A core language for rule-based hardware design 🦑☆162Updated this week
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- ☆26Updated 3 years ago
- A Hardware Pipeline Description Language☆47Updated 3 months ago
- Verilog AST☆21Updated last year
- Verilog development and verification project for HOL4☆27Updated 5 months ago
- Haskell library for hardware description☆104Updated last month
- Manythread RISC-V overlay for FPGA clusters☆38Updated last month
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- Logic circuit analysis and optimization☆42Updated last month
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆21Updated 10 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- Libre Silicon Compiler☆22Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- ☆104Updated 3 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆43Updated 6 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated last week