vegaluisjose / reticle-evaluationLinks
Reticle evaluation (PLDI 2021)
☆12Updated 4 years ago
Alternatives and similar repositories for reticle-evaluation
Users that are interested in reticle-evaluation are comparing it to the libraries listed below
Sorting:
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Verilog AST☆21Updated last year
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- ☆40Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- 32-bit RISC-V Emulator☆24Updated 6 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- FPGA synthesis tool powered by program synthesis☆48Updated last week
- ☆29Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- ☆21Updated 9 years ago
- Galois RISC-V ISA Formal Tools☆58Updated 2 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Haskell library for hardware description☆103Updated 6 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- ☆26Updated 2 years ago
- chipy hdl☆17Updated 7 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 3 weeks ago
- A generic test bench written in Bluespec☆52Updated 4 years ago
- Logic circuit analysis and optimization☆39Updated 7 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- BTOR2 MLIR project☆25Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- RISC-V BSV Specification☆20Updated 5 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago