Alternatives and similar repositories for reticle-evaluation:

Users that are interested in reticle-evaluation are comparing it to the libraries listed below

• vegaluisjose / reticle
  ☆40Updated 3 years ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆12Updated 4 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆36Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated this week
• blarney-lang / blarney
  Haskell library for hardware description
  ☆102Updated 4 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated this week
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated 2 weeks ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆91Updated 9 months ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆35Updated last month
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 5 months ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆16Updated 8 months ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 8 years ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• foshardware / lsc
  Libre Silicon Compiler
  ☆23Updated 4 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 4 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 2 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated 11 months ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 4 years ago
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆148Updated 6 months ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆46Updated 5 years ago