Alternatives and similar repositories for reticle-evaluation

Users that are interested in reticle-evaluation are comparing it to the libraries listed below

• vegaluisjose / reticle
  ☆40Updated 4 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆37Updated last week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆54Updated last month
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 4 months ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆38Updated 4 years ago
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 9 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 5 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆24Updated 7 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 9 years ago
• foshardware / lsc
  Libre Silicon Compiler
  ☆22Updated 4 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆106Updated 5 months ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆24Updated 8 years ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆15Updated 4 years ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Updated 4 years ago
• David-Durst / embeddedHaskellAetherling
  ☆30Updated 3 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 5 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆119Updated 8 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆148Updated last week
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 8 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆128Updated 3 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆62Updated 5 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 6 months ago
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated 2 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• braibant / Synthesis
  ☆21Updated 10 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆97Updated 3 weeks ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated last month