Alternatives and similar repositories for reticle-evaluation

Users that are interested in reticle-evaluation are comparing it to the libraries listed below

• vegaluisjose / reticle
  ☆40Updated 3 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆24Updated 7 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 8 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆49Updated last month
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Updated 4 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated 2 months ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• David-Durst / embeddedHaskellAetherling
  ☆26Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated last month
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆35Updated 3 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 months ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated last week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• braibant / Synthesis
  ☆21Updated 9 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆53Updated 4 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated 2 weeks ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 4 years ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆16Updated 10 months ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆13Updated 4 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• egraphs-good / extraction-gym
  benchmarking e-graph extraction
  ☆44Updated last month
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago