RSPwFPGAs / opae-xilinxLinks
OPAE porting to Xilinx FPGA devices.
☆39Updated 5 years ago
Alternatives and similar repositories for opae-xilinx
Users that are interested in opae-xilinx are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆66Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- BlackParrot on Zynq☆47Updated 6 months ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- ☆27Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆27Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- PCI Express controller model☆66Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated 11 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Public release☆56Updated 6 years ago
- ☆24Updated this week