RSPwFPGAs / opae-xilinxView external linksLinks
OPAE porting to Xilinx FPGA devices.
☆39Aug 5, 2020Updated 5 years ago
Alternatives and similar repositories for opae-xilinx
Users that are interested in opae-xilinx are comparing it to the libraries listed below
Sorting:
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A platform for emulating Virtio devices with FPGAs☆26Mar 31, 2021Updated 4 years ago
- ☆20Jan 31, 2026Updated 2 weeks ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Jan 28, 2025Updated last year
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- AMD OpenNIC Shell includes the HDL source files☆138Jan 2, 2025Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆75Aug 29, 2024Updated last year
- ☆36Apr 20, 2021Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- Public release☆58Sep 3, 2019Updated 6 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Distributed Accelerator OS☆63Apr 6, 2022Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Open Programmable Acceleration Engine☆270Jul 25, 2025Updated 6 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- 🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…☆44Jan 22, 2026Updated 3 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Dec 17, 2025Updated last month
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week