RSPwFPGAs / opae-xilinxLinks
OPAE porting to Xilinx FPGA devices.
☆39Updated 5 years ago
Alternatives and similar repositories for opae-xilinx
Users that are interested in opae-xilinx are comparing it to the libraries listed below
Sorting:
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆66Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 5 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- ☆88Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆64Updated 4 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆16Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- PCI Express controller model☆63Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year