RSPwFPGAs / opae-xilinx
OPAE porting to Xilinx FPGA devices.
☆39Updated 4 years ago
Alternatives and similar repositories for opae-xilinx:
Users that are interested in opae-xilinx are comparing it to the libraries listed below
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- ☆55Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆36Updated 8 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆27Updated 3 weeks ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- ☆25Updated last year
- BlackParrot on Zynq☆39Updated 2 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆22Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- ☆23Updated 4 years ago
- SoC Based on ARM Cortex-M3☆30Updated this week
- Network on Chip for MPSoC☆26Updated last week
- LIS Network-on-Chip Implementation☆29Updated 8 years ago