RSPwFPGAs / opae-xilinxLinks
OPAE porting to Xilinx FPGA devices.
☆39Updated 5 years ago
Alternatives and similar repositories for opae-xilinx
Users that are interested in opae-xilinx are comparing it to the libraries listed below
Sorting:
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- BlackParrot on Zynq☆48Updated 2 weeks ago
- ☆26Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- ☆30Updated 3 weeks ago
- DASS HLS Compiler☆29Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- CNN accelerator☆27Updated 8 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Public release☆56Updated 6 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Updated 3 years ago
- PCI Express controller model☆68Updated 3 years ago