Documents for ARM
☆35May 8, 2025Updated 9 months ago
Alternatives and similar repositories for ARM_documents
Users that are interested in ARM_documents are comparing it to the libraries listed below
Sorting:
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- ☆17Dec 21, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- ☆18May 13, 2025Updated 9 months ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Systolic Blood Pressure level based on PPG signal's parameteres☆12Jun 4, 2018Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- ☆21Feb 20, 2026Updated last week