ShonTaware / LowPowerLinks
Various low power labs using sky130
☆12Updated 3 years ago
Alternatives and similar repositories for LowPower
Users that are interested in LowPower are comparing it to the libraries listed below
Sorting:
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- ☆25Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- ☆20Updated 2 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- UVM Clock and Reset Agent☆13Updated 7 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆12Updated 9 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- UVM VIP architecture generator☆20Updated 4 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- ☆12Updated 11 months ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆17Updated 10 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆13Updated last year
- Generic AXI to AHB bridge☆17Updated 10 years ago