ShonTaware / LowPowerLinks
Various low power labs using sky130
☆13Updated 4 years ago
Alternatives and similar repositories for LowPower
Users that are interested in LowPower are comparing it to the libraries listed below
Sorting:
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- ☆20Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- To design test bench of the APB protocol☆18Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- UVM Testbench for synchronus fifo☆17Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- ☆14Updated last year
- ☆17Updated 10 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- ☆21Updated 6 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 7 months ago
- UVM VIP architecture generator☆20Updated 5 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆21Updated 5 years ago