ShonTaware / LowPowerLinks
Various low power labs using sky130
☆13Updated 3 years ago
Alternatives and similar repositories for LowPower
Users that are interested in LowPower are comparing it to the libraries listed below
Sorting:
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆20Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆33Updated 3 months ago
- Verification IP for UART protocol☆20Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- To design test bench of the APB protocol☆17Updated 4 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆26Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 3 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆23Updated 6 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- UVM resource from github, run simulation use YASAsim flow☆28Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- ☆12Updated 9 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- ☆17Updated 10 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- UVM Clock and Reset Agent☆13Updated 8 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago