ShonTaware / LowPower
Various low power labs using sky130
☆12Updated 3 years ago
Alternatives and similar repositories for LowPower:
Users that are interested in LowPower are comparing it to the libraries listed below
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 9 months ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- ☆19Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- SoC Based on ARM Cortex-M3☆30Updated 2 weeks ago
- UVM Clock and Reset Agent☆13Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆20Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last week
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- UVM VIP architecture generator☆19Updated 4 years ago
- Implementation of the PCIe physical layer☆37Updated 3 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆25Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- ☆21Updated 5 years ago
- Maven Silicon Project☆17Updated 6 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- ☆12Updated 9 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆15Updated 5 years ago
- ☆12Updated 9 months ago