ShonTaware / LowPowerLinks
Various low power labs using sky130
☆12Updated 3 years ago
Alternatives and similar repositories for LowPower
Users that are interested in LowPower are comparing it to the libraries listed below
Sorting:
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- ☆20Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- UVM Clock and Reset Agent☆13Updated 7 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- A CSV file parser, written in SystemVerilog☆26Updated 8 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- UVM VIP architecture generator☆19Updated 4 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆16Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Verification IP for UART protocol☆17Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- ☆21Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- ☆25Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- ☆12Updated 9 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Generic AXI to AHB bridge☆17Updated 10 years ago