A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model
☆28Sep 25, 2013Updated 12 years ago
Alternatives and similar repositories for MultiCacheSim
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
Sorting:
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆29Oct 4, 2017Updated 8 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 3 years ago
- Memory consistency model checking and test generation library.☆16Oct 14, 2016Updated 9 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆18May 19, 2021Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 10 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- ☆24Nov 10, 2020Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- systemc建模相关☆28Jun 11, 2014Updated 11 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Companion to the "Introduction to VirtualBox security research" Blog Post☆35Apr 26, 2022Updated 3 years ago
- design and verification of asynchronous circuits☆43Updated this week
- An automatic theorem prover for first order logic with equality☆32Jul 14, 2020Updated 5 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- A design automation framework to engineer decision diagrams yourself☆26Updated this week
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- The OpenPiton Platform☆28May 22, 2023Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆44Oct 31, 2025Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 9 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆32May 1, 2021Updated 4 years ago