Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
☆25Mar 20, 2025Updated last year
Alternatives and similar repositories for 100_DAYS_VERILOG_SV
Users that are interested in 100_DAYS_VERILOG_SV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆20May 30, 2023Updated 2 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- ☆15May 8, 2018Updated 8 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- ☆24Nov 4, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SRAM☆24Sep 6, 2020Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆32Mar 7, 2026Updated 2 months ago
- ☆55Jun 19, 2021Updated 4 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆62Mar 21, 2024Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆71May 11, 2023Updated 2 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆364Jan 12, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Physical Design Flow from RTL to GDS using Opensource tools.☆129Nov 23, 2020Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆90Mar 19, 2026Updated last month
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆120Dec 29, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆166Apr 1, 2026Updated last month
- ☆119Dec 24, 2023Updated 2 years ago
- SystemVerilog Tutorial☆208Mar 7, 2026Updated 2 months ago
- 100 Days of RTL☆411Aug 15, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆273Sep 30, 2025Updated 7 months ago
- training labs and examples☆461Aug 1, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆273Mar 12, 2025Updated last year
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆253Apr 30, 2026Updated last week
- ☆216Mar 30, 2026Updated last month
- Python-based hardware modeling framework☆246Oct 27, 2019Updated 6 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆299May 2, 2026Updated last week
- BookSim 2.0☆421Jun 24, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆925May 1, 2026Updated last week
- Must-have verilog systemverilog modules☆1,955Mar 12, 2026Updated last month
- Hardware Description Languages☆1,141Apr 6, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An open-source microcontroller system based on RISC-V☆1,031Feb 6, 2024Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,805Apr 22, 2026Updated 2 weeks ago
- Digital timing diagram rendering engine☆3,395Apr 3, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,587Updated this week