Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
☆25Mar 20, 2025Updated last year
Alternatives and similar repositories for 100_DAYS_VERILOG_SV
Users that are interested in 100_DAYS_VERILOG_SV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆21May 12, 2025Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆29Aug 28, 2024Updated last year
- ☆15May 8, 2018Updated 8 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆16Oct 18, 2014Updated 11 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆19Dec 15, 2021Updated 4 years ago
- ☆25Nov 4, 2023Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Solutions to HDLBits Verilog Problem Set☆50Jul 27, 2025Updated 11 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆36Mar 7, 2026Updated 4 months ago
- ☆56Jun 19, 2021Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆74May 11, 2023Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆81Oct 10, 2022Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆369Jan 12, 2018Updated 8 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆133Nov 23, 2020Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆92Mar 19, 2026Updated 3 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆123Dec 29, 2024Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆102Apr 3, 2021Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆169Apr 1, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆207Jan 29, 2024Updated 2 years ago
- ☆119Dec 24, 2023Updated 2 years ago
- SystemVerilog Tutorial☆229Mar 7, 2026Updated 4 months ago
- This repo provide an index of VLSI content creators and their materials☆174Aug 21, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆284Sep 30, 2025Updated 9 months ago
- training labs and examples☆464Aug 1, 2022Updated 3 years ago
- ☆307Mar 12, 2025Updated last year
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆257Jun 30, 2026Updated last week
- ☆219May 30, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆644May 31, 2026Updated last month
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆301Jun 30, 2026Updated last week
- BookSim 2.0☆435Jun 24, 2024Updated 2 years ago
- ☆509Jul 15, 2025Updated 11 months ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆773Dec 6, 2017Updated 8 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,989Mar 12, 2026Updated 3 months ago