amitvsuryavanshi04 / 100_DAYS_VERILOG_SVView external linksLinks
Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
☆25Mar 20, 2025Updated 10 months ago
Alternatives and similar repositories for 100_DAYS_VERILOG_SV
Users that are interested in 100_DAYS_VERILOG_SV are comparing it to the libraries listed below
Sorting:
- ☆14May 8, 2018Updated 7 years ago
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆22May 12, 2025Updated 9 months ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆16May 30, 2023Updated 2 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆22Aug 28, 2024Updated last year
- Verilog PCI express components☆25Jun 26, 2023Updated 2 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 2 months ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆29Updated this week
- ☆47Apr 7, 2024Updated last year
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆56Mar 21, 2024Updated last year
- ☆55Jun 19, 2021Updated 4 years ago
- This repository contains the design files of RISC-V Pipeline Core☆65May 11, 2023Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆84Aug 7, 2022Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆344Jan 12, 2018Updated 8 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆121Nov 23, 2020Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆118Dec 29, 2024Updated last year
- This repo provide an index of VLSI content creators and their materials☆165Aug 21, 2024Updated last year
- SystemVerilog Tutorial☆193Nov 30, 2025Updated 2 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆178Jan 29, 2024Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆256Sep 30, 2025Updated 4 months ago
- ☆236Mar 12, 2025Updated 11 months ago
- ☆209Mar 6, 2025Updated 11 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆245Updated this week
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆337Jan 21, 2026Updated 3 weeks ago
- BookSim 2.0☆399Jun 24, 2024Updated last year
- training labs and examples☆447Aug 1, 2022Updated 3 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆771Jun 15, 2024Updated last year
- An open-source microcontroller system based on RISC-V☆1,007Feb 6, 2024Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Feb 10, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- Must-have verilog systemverilog modules☆1,929Aug 2, 2025Updated 6 months ago
- cocotb: Python-based chip (RTL) verification☆2,254Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,809Updated this week
- VHDL 2008/93/87 simulator☆2,752Updated this week
- OpenTitan: Open source silicon root of trust☆3,132Updated this week