Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
☆25Mar 20, 2025Updated last year
Alternatives and similar repositories for 100_DAYS_VERILOG_SV
Users that are interested in 100_DAYS_VERILOG_SV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The …☆16Nov 5, 2017Updated 8 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 2 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆17May 30, 2023Updated 2 years ago
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆22May 12, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆14Sep 27, 2022Updated 3 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆25Aug 28, 2024Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆17Dec 15, 2021Updated 4 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 2 years ago
- ☆23Nov 4, 2023Updated 2 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- RISC-V RV32I CPU core☆34Mar 3, 2023Updated 3 years ago
- ☆48Apr 7, 2024Updated last year
- ECE 3300 HDL Code☆64Jan 21, 2023Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆32Mar 7, 2026Updated 3 weeks ago
- ☆55Jun 19, 2021Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆60Mar 21, 2024Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆79Oct 10, 2022Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆356Jan 12, 2018Updated 8 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆126Nov 23, 2020Updated 5 years ago
- ☆48May 18, 2016Updated 9 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆86Mar 19, 2026Updated last week
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆120Dec 29, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165May 11, 2023Updated 2 years ago
- ☆117Dec 24, 2023Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- gem5 Tips & Tricks☆70Feb 25, 2020Updated 6 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆264Sep 30, 2025Updated 5 months ago
- training labs and examples☆452Aug 1, 2022Updated 3 years ago
- ☆252Mar 12, 2025Updated last year
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆250Updated this week
- ☆213Mar 22, 2026Updated last week