Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
☆25Mar 20, 2025Updated 11 months ago
Alternatives and similar repositories for 100_DAYS_VERILOG_SV
Users that are interested in 100_DAYS_VERILOG_SV are comparing it to the libraries listed below
Sorting:
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- ☆15May 8, 2018Updated 7 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆17Dec 15, 2021Updated 4 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆23Aug 28, 2024Updated last year
- yet another model checker☆21Feb 27, 2026Updated last week
- ☆23Nov 4, 2023Updated 2 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 2 months ago
- Boolean Expressions☆21Nov 5, 2018Updated 7 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- RISC-V RV32I CPU core☆34Mar 3, 2023Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Mar 2, 2026Updated last week
- ☆48Apr 7, 2024Updated last year
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆56Mar 21, 2024Updated last year
- ☆55Jun 19, 2021Updated 4 years ago
- This repository contains the design files of RISC-V Pipeline Core☆68May 11, 2023Updated 2 years ago
- ☆48May 18, 2016Updated 9 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆349Jan 12, 2018Updated 8 years ago
- ☆116Dec 24, 2023Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Apr 3, 2021Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆119Dec 29, 2024Updated last year
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆181Jan 29, 2024Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165May 11, 2023Updated 2 years ago
- ☆239Mar 12, 2025Updated 11 months ago
- ☆209Feb 28, 2026Updated last week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆248Updated this week
- training labs and examples☆449Aug 1, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Veryl: A Modern Hardware Description Language☆897Updated this week
- Random instruction generator for RISC-V processor verification☆1,259Updated this week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago