Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
☆25Mar 20, 2025Updated last year
Alternatives and similar repositories for 100_DAYS_VERILOG_SV
Users that are interested in 100_DAYS_VERILOG_SV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 2 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆20May 30, 2023Updated 2 years ago
- Verilog PCI express components☆26Jun 26, 2023Updated 2 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15May 8, 2018Updated 8 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆17Dec 15, 2021Updated 4 years ago
- ☆24Nov 4, 2023Updated 2 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- RISC-V RV32I CPU core☆35Mar 3, 2023Updated 3 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 5 months ago
- ☆48Apr 7, 2024Updated 2 years ago
- ECE 3300 HDL Code☆63Jan 21, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆34Mar 7, 2026Updated 2 months ago
- ☆55Jun 19, 2021Updated 4 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆365Jan 12, 2018Updated 8 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆131Nov 23, 2020Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆91Mar 19, 2026Updated 2 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆121Dec 29, 2024Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆166Apr 1, 2026Updated last month
- ☆119Dec 24, 2023Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆170Aug 21, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- training labs and examples☆462Aug 1, 2022Updated 3 years ago
- ☆284Mar 12, 2025Updated last year
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆255May 22, 2026Updated last week
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆595May 10, 2026Updated 2 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆365May 20, 2026Updated last week
- Must-have verilog systemverilog modules☆1,959Mar 12, 2026Updated 2 months ago
- An open-source microcontroller system based on RISC-V☆1,036Feb 6, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,849Mar 13, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,379May 22, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,414Updated this week
- Digital timing diagram rendering engine☆3,411Apr 3, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,637Updated this week