This repo provide an index of VLSI content creators and their materials
☆170Aug 21, 2024Updated last year
Alternatives and similar repositories for vlsi_linkedin_index
Users that are interested in vlsi_linkedin_index are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 3 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 2 years ago
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆322May 30, 2025Updated 11 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆52Aug 31, 2025Updated 8 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆506Jul 18, 2025Updated 9 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- ☆17Sep 16, 2022Updated 3 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆53Apr 22, 2026Updated 2 weeks ago
- Design Verification Engineer interview preparation guide.☆49Jul 20, 2025Updated 9 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆142Oct 21, 2023Updated 2 years ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- ☆393Apr 13, 2023Updated 3 years ago
- ☆16Jul 30, 2021Updated 4 years ago
- ☆48Apr 7, 2024Updated 2 years ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆15Jun 18, 2025Updated 10 months ago
- 100 Days of RTL☆411Aug 15, 2024Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- ☆19Oct 20, 2025Updated 6 months ago
- Design of LDO using open source SKY130PDK☆16Aug 24, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Reconfigurable RISC-V Core for Approximate Computing☆131May 30, 2025Updated 11 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆145Oct 2, 2025Updated 7 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆26Apr 5, 2018Updated 8 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 2 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆113Feb 22, 2024Updated 2 years ago
- Complete tutorial code.☆23Apr 29, 2024Updated 2 years ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆35Dec 30, 2022Updated 3 years ago
- WAL enables programmable waveform analysis.☆177Nov 10, 2025Updated 5 months ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆12Nov 23, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆31Mar 4, 2023Updated 3 years ago
- ☆130May 1, 2026Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆29Apr 29, 2024Updated 2 years ago