This repo provide an index of VLSI content creators and their materials
☆167Aug 21, 2024Updated last year
Alternatives and similar repositories for vlsi_linkedin_index
Users that are interested in vlsi_linkedin_index are comparing it to the libraries listed below
Sorting:
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- RTL to GDS via Cadence Tools☆16May 17, 2022Updated 3 years ago
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆138Oct 21, 2023Updated 2 years ago
- ☆14Sep 16, 2022Updated 3 years ago
- ☆48Apr 7, 2024Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 6 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆299May 30, 2025Updated 9 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 10 months ago
- A Reconfigurable RISC-V Core for Approximate Computing☆130May 30, 2025Updated 9 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆480Jul 18, 2025Updated 7 months ago
- Design of LDO using open source SKY130PDK☆14Aug 24, 2024Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆137Oct 2, 2025Updated 5 months ago
- ☆382Apr 13, 2023Updated 2 years ago
- ☆15Jul 30, 2021Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Oct 31, 2021Updated 4 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆177Aug 8, 2025Updated 7 months ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆790Updated this week
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆35Dec 30, 2022Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- ☆120Feb 17, 2026Updated 2 weeks ago
- My notes for DDR3 SDRAM controller☆43Feb 23, 2023Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆26Apr 29, 2024Updated last year
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- Open Logic FPGA Standard Library☆889Mar 1, 2026Updated last week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆59Feb 24, 2026Updated last week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆69Apr 14, 2024Updated last year
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Mar 4, 2023Updated 3 years ago
- Design Verification Engineer interview preparation guide.☆44Jul 20, 2025Updated 7 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165May 11, 2023Updated 2 years ago