amradel2020 / vlsi_linkedin_index
This repo provide an index of VLSI content creators and their materials
☆136Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for vlsi_linkedin_index
- ☆99Updated 10 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- ☆16Updated 10 months ago
- opensource EDA tool flor VLSI design☆29Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆96Updated 9 months ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆212Updated 3 months ago
- ☆9Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆52Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- Verilog HDL files☆100Updated 5 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆132Updated this week
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- ☆120Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 5 months ago
- ☆22Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆15Updated 6 months ago
- ☆40Updated last year
- 100 Days of RTL☆335Updated 3 months ago
- ☆15Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆108Updated this week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆261Updated 2 months ago
- ☆13Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆9Updated 7 months ago
- Solve one design problem each day for a month☆38Updated last year
- ☆52Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆29Updated 11 months ago