This repo provide an index of VLSI content creators and their materials
☆177Aug 21, 2024Updated 2 years ago
Alternatives and similar repositories for vlsi_linkedin_index
Users that are interested in vlsi_linkedin_index are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆14Aug 26, 2024Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- Design Verification Engineer interview preparation guide.☆56Jul 20, 2025Updated last year
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆355May 30, 2025Updated last year
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 3 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆69Jun 7, 2026Updated 3 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆560Jul 18, 2025Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Aug 6, 2026Updated last month
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆78Updated this week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆62Updated this week
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 100 Days of RTL☆427Aug 15, 2024Updated 2 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆132May 30, 2025Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- ☆414Apr 13, 2023Updated 3 years ago
- ☆17Jul 30, 2021Updated 5 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆162Oct 21, 2023Updated 2 years ago
- Complete tutorial code.☆24Apr 29, 2024Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Spiking Neuron Network Project in Verilog Implementation☆28Apr 5, 2018Updated 8 years ago
- ☆20Sep 16, 2022Updated 3 years ago
- ☆22Oct 20, 2025Updated 10 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 5 months ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated 2 years ago
- Open Logic FPGA Standard Library☆1,009Updated this week
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Open Source VLSI Tools☆33Feb 6, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated 2 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated 2 weeks ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆158Aug 21, 2026Updated 2 weeks ago
- WAL enables programmable waveform analysis.☆183Aug 16, 2026Updated 3 weeks ago
- Digital Timing Diagram GUI Editor☆35Mar 11, 2026Updated 5 months ago
- An inhouse RISC-V 32-bits CPU☆21Feb 12, 2026Updated 6 months ago