akilm / Physical-Design
Physical Design Flow from RTL to GDS using Opensource tools.
☆88Updated 4 years ago
Alternatives and similar repositories for Physical-Design:
Users that are interested in Physical-Design are comparing it to the libraries listed below
- Introductory course into static timing analysis (STA).☆79Updated 2 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆46Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 5 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆157Updated 4 years ago
- Logic synthesis and ABC based optimization☆48Updated last week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆41Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- ☆40Updated 2 years ago
- ☆13Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆138Updated 7 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆157Updated 2 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆36Updated 11 months ago
- ☆121Updated 6 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆166Updated last month
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆36Updated 3 years ago
- ☆12Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- An overview of TL-Verilog resources and projects☆72Updated 10 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆244Updated last week
- Fabric generator and CAD tools☆156Updated this week