akilm / Physical-Design
Physical Design Flow from RTL to GDS using Opensource tools.
☆98Updated 4 years ago
Alternatives and similar repositories for Physical-Design:
Users that are interested in Physical-Design are comparing it to the libraries listed below
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆170Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Logic synthesis and ABC based optimization☆49Updated this week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆157Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆40Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆15Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆147Updated 5 months ago
- An overview of TL-Verilog resources and projects☆78Updated 3 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆65Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆74Updated this week
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆57Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆68Updated this week
- Fabric generator and CAD tools☆176Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 5 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- ☆138Updated 3 years ago
- ☆152Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated last month
- Static Timing Analysis Full Course☆52Updated 2 years ago
- ☆154Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago