akilm / Physical-Design
Physical Design Flow from RTL to GDS using Opensource tools.
☆101Updated 4 years ago
Alternatives and similar repositories for Physical-Design
Users that are interested in Physical-Design are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆93Updated 2 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆173Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- ☆15Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆76Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Logic synthesis and ABC based optimization☆49Updated this week
- UVM and System Verilog Manuals☆41Updated 6 years ago
- Repository for system verilog labs from cadence☆12Updated 5 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 11 months ago
- Static Timing Analysis Full Course☆54Updated 2 years ago
- This is a tutorial on standard digital design flow☆76Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆158Updated 2 years ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆58Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆120Updated last year
- Implementing Different Adder Structures in Verilog☆67Updated 5 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆101Updated 11 years ago
- A complete open-source design-for-testing (DFT) Solution☆151Updated 6 months ago
- ☆155Updated 2 years ago
- ☆43Updated 3 years ago