akilm / Physical-Design
Physical Design Flow from RTL to GDS using Opensource tools.
☆93Updated 4 years ago
Alternatives and similar repositories for Physical-Design:
Users that are interested in Physical-Design are comparing it to the libraries listed below
- Introductory course into static timing analysis (STA).☆86Updated 4 months ago
- Logic synthesis and ABC based optimization☆49Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆63Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆165Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆156Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆58Updated last year
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆44Updated last year
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆70Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆80Updated 6 months ago
- Static Timing Analysis Full Course☆49Updated 2 years ago
- ☆14Updated last year
- ☆40Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆67Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆39Updated 8 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆22Updated 9 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆100Updated 11 years ago
- ☆150Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆40Updated 8 months ago