A roadmap for those who want to build a career as an FPGA / ASIC Engineer
☆679May 31, 2026Updated 2 months ago
Alternatives and similar repositories for FPGA-ASIC-Roadmap
Users that are interested in FPGA-ASIC-Roadmap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆555Jul 18, 2025Updated last year
- Comprehensive roadmap for aspiring Embedded Systems Engineers, featuring a curated list of learning resources☆12,995Jul 23, 2026Updated last month
- A roadmap for learning VLSI design using verilog and HDL☆30Nov 11, 2024Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆163Oct 21, 2023Updated 2 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆354May 30, 2025Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Verilog and VHDL for book☆180Nov 21, 2023Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆152Oct 27, 2015Updated 10 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,654Nov 18, 2025Updated 9 months ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,759Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆129Feb 22, 2024Updated 2 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆470Sep 13, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open Logic FPGA Standard Library☆1,007Updated this week
- Verilog HDL files☆188Updated this week
- If you are interested in Digital Hardware Design and/or interested in chip and VLSI design, you may like this repo!☆50Jul 23, 2025Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆52Dec 3, 2023Updated 2 years ago
- Innervator: Hardware Acceleration for Neural Networks☆22Aug 3, 2024Updated 2 years ago
- ☆20Feb 20, 2026Updated 6 months ago
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages…☆489Jul 23, 2026Updated last month
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- Getting started with AVR programming using AVR-GCC and Makefile☆170Sep 23, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 6 months ago
- ☆42Jun 24, 2026Updated 2 months ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆57Updated this week
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆127Jul 9, 2023Updated 3 years ago
- Basic implementation of AES in C + Tutorial☆73Sep 22, 2025Updated 11 months ago
- This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023☆47May 31, 2023Updated 3 years ago
- Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally ver…☆53Jul 18, 2026Updated last month
- 2D Systolic Array Multiplier☆34Aug 22, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆213Jan 29, 2024Updated 2 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆21Aug 6, 2025Updated last year
- A comprehensive embedded system knowledge sharing repo that helps you ace your interviews with quick knowledge recap and interview focuse…☆952Jun 27, 2026Updated 2 months ago
- Engineering Program on RTL Design for FPGA Accelerator☆36Aug 1, 2020Updated 6 years ago
- A collection of resources on FPGA devices and development in general☆397May 25, 2017Updated 9 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆38Jan 23, 2024Updated 2 years ago