A roadmap for those who want to build a career as an FPGA / ASIC Engineer
☆725May 31, 2026Updated 5 months ago
Alternatives and similar repositories for FPGA-ASIC-Roadmap
Users that are interested in FPGA-ASIC-Roadmap are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆580Updated this week
- Comprehensive roadmap for aspiring Embedded Systems Engineers, featuring a curated list of learning resources☆13,806Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆180Oct 21, 2023Updated 3 years ago
- A roadmap for learning VLSI design using verilog and HDL☆32Nov 11, 2024Updated last year
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆375May 30, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,754Oct 30, 2026Updated last week
- OSVVM Ethernet Library☆10Oct 9, 2026Updated 3 weeks ago
- Verilog HDL files☆193Oct 7, 2026Updated 3 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆478Sep 13, 2024Updated 2 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- ☆23Feb 20, 2026Updated 8 months ago
- Verilog and VHDL for book☆185Nov 21, 2023Updated 2 years ago
- Getting started with STM32 (STM32F103C8 BluePill board)☆22Sep 21, 2023Updated 3 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,891Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆172Oct 27, 2015Updated 11 years ago
- Open Logic FPGA Standard Library☆1,033Updated this week
- This repository contains the design and implementation of a Spiking Neural Network (SNN) Processor. Spiking Neural Networks are a biologi…☆12Oct 19, 2024Updated 2 years ago
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆17Mar 29, 2026Updated 7 months ago
- FPGA Guide☆16Jan 2, 2022Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆142Feb 22, 2024Updated 2 years ago
- Getting started with AVR programming using AVR-GCC and Makefile☆178Sep 23, 2025Updated last year
- This is the repository where I store the layout for chips that I have designed.☆20Sep 1, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- If you are interested in Digital Hardware Design and/or interested in chip and VLSI design, you may like this repo!☆50Jul 23, 2025Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆204Jul 28, 2021Updated 5 years ago
- ☆422Apr 13, 2023Updated 3 years ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆60Updated this week
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,123May 29, 2026Updated 5 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆54Dec 3, 2023Updated 2 years ago
- A place to keep my synthesizable verilog examples.☆60May 19, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Basic implementation of AES in C + Tutorial☆73Sep 22, 2025Updated last year
- Innervator: Hardware Acceleration for Neural Networks☆23Aug 3, 2024Updated 2 years ago
- ☆44Jun 24, 2026Updated 4 months ago
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆235Jan 29, 2024Updated 2 years ago
- A curated list of awesome embedded programming.☆9,324Oct 10, 2026Updated 3 weeks ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago