Alternatives and similar repositories for FPGA-ASIC-Roadmap:

Users that are interested in FPGA-ASIC-Roadmap are comparing it to the libraries listed below

• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆310Updated 6 months ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆145Updated 6 months ago
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆231Updated 7 months ago
• aseddin / ece_3300
  ECE 3300 HDL Code
  ☆44Updated 2 years ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆125Updated 3 years ago
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆121Updated 7 months ago
• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 3 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆352Updated 6 months ago
• FPGADude / Digital-Design
  Verilog HDL files
  ☆127Updated 9 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆540Updated this week
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆132Updated this week
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆60Updated 2 years ago
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆34Updated last year
• arm-university / Advanced-System-on-Chip-Design-Education-Kit
  Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…
  ☆93Updated 7 months ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆81Updated 9 years ago
• Ummidichandrika / 100-Days-of-RTL
  ☆107Updated last year
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆111Updated last year
• muhammadaldacher / muhammadaldacher
  ☆63Updated last month
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆436Updated this week
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆325Updated 2 years ago
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆15Updated last year
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆158Updated this week
• os-fpga / Virtual-FPGA-Lab
  This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…
  ☆177Updated 8 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆978Updated this week
• Gowtham1729 / Image-Processing
  Image Processing Toolbox in Verilog using Basys3 FPGA
  ☆192Updated last year
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆92Updated 4 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆185Updated last month
• tomas-fryza / vhdl-labs
  VHDL course at Brno University of Technology
  ☆104Updated last week
• mattvenn / awesome-opensource-asic-resources
  ☆314Updated last year