RISC-V RV32I CPU core
☆34Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for RISC-V-RV32I
Users that are interested in RISC-V-RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆60Jul 5, 2024Updated last year
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆12Apr 18, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- FPGA examples on Google Colab☆29Feb 24, 2026Updated 3 weeks ago
- ☆38Jan 10, 2024Updated 2 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Nov 16, 2023Updated 2 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- ☆10Feb 10, 2026Updated last month
- Design and Simulation of 1K * 32 bit SRAM memory design.☆17Dec 15, 2021Updated 4 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆352Jan 12, 2018Updated 8 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆192Mar 16, 2026Updated last week
- Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs☆17Sep 2, 2019Updated 6 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Hardware Design of Ascon☆39Jan 20, 2026Updated 2 months ago
- ☆20Jun 23, 2024Updated last year
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆13Oct 30, 2018Updated 7 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- Ring Oscillator Physically Unclonable Funtion☆26Sep 9, 2021Updated 4 years ago
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了 红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 4 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction s…☆19Dec 12, 2019Updated 6 years ago
- STLink library with WebUSB☆12Jan 2, 2022Updated 4 years ago
- Compliant controller for the Kinova Gen3 arm☆27Oct 21, 2025Updated 5 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- a simple command line tool for downloading YouTube video using node.js☆34Oct 11, 2013Updated 12 years ago
- RQml is your modern, QML-based robotics visualization and control toolbox for ROS 2!☆29Updated this week
- Zenoh ROS-like Middleware☆32Updated this week
- An advanced, next-gen debate evidence collector.☆12Apr 17, 2022Updated 3 years ago
- SPA web wallet☆14May 13, 2019Updated 6 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- JavaScript Virtual File System☆15May 4, 2022Updated 3 years ago
- CircuitPython module for interacting with the VL53L1X distance sensor.☆11Oct 29, 2025Updated 4 months ago