RISC-V RV32I CPU core
☆38Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for RISC-V-RV32I
Users that are interested in RISC-V-RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 2 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- ☆16May 8, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A (very) simple 32-bit RISCV processor with a loaded Pong game to show it off☆10May 10, 2024Updated 2 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- HF-RISC SoC☆39Mar 22, 2026Updated 7 months ago
- FPGA examples on Google Colab☆30Feb 24, 2026Updated 8 months ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆16Jun 4, 2023Updated 3 years ago
- ☆12Sep 4, 2025Updated last year
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆15Apr 18, 2024Updated 2 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Flexible Javascript timers which can be paused and modified on-the-fly☆13Mar 24, 2016Updated 10 years ago
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆24Dec 15, 2021Updated 4 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆32May 4, 2024Updated 2 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆28Mar 20, 2025Updated last year
- Input here, publish anywhere☆18Aug 31, 2026Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago
- ☆23Apr 24, 2023Updated 3 years ago
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated 3 months ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Jul 9, 2026Updated 3 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago
- SRAM☆24Sep 6, 2020Updated 6 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 4 years ago
- Ring Oscillator Physically Unclonable Funtion☆29Sep 9, 2021Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆78May 8, 2021Updated 5 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Pull Wordle solutions from the Twitter API and displays them on a tiny 5x5 LED matrix☆10Feb 16, 2022Updated 4 years ago
- Various FPGA projects targeting a Digilent Arty FPGA board☆11Oct 7, 2020Updated 6 years ago
- The FreeAI Manifesto☆17Jul 29, 2018Updated 8 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction s…☆19Dec 12, 2019Updated 6 years ago
- An advanced, next-gen debate evidence collector.☆12Apr 17, 2022Updated 4 years ago