RISC-V RV32I CPU core
☆33Mar 3, 2023Updated 2 years ago
Alternatives and similar repositories for RISC-V-RV32I
Users that are interested in RISC-V-RV32I are comparing it to the libraries listed below
Sorting:
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆12Apr 18, 2024Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- FPGA examples on Google Colab☆29Updated this week
- CircuitPython module for interacting with the VL53L1X distance sensor.☆11Oct 29, 2025Updated 4 months ago
- STLink library with WebUSB☆12Jan 2, 2022Updated 4 years ago
- RISC-V bazel toolchains for GCC compilation☆13Apr 5, 2024Updated last year
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated last year
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- An AVR project for a simple DIY mouse jiggler, using a minimal number of parts and simple software.☆12Oct 11, 2025Updated 4 months ago
- ☆10Dec 25, 2024Updated last year
- A (very) simple 32-bit RISCV processor with a loaded Pong game to show it off☆11May 10, 2024Updated last year
- ☆10Feb 10, 2026Updated 2 weeks ago
- Predicting COVID-19 pandemic by spatio-temporal graph neural networks https://arxiv.org/abs/2305.07731☆12Oct 27, 2023Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 22, 2026Updated last week
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- A Zig Shell☆13Jul 25, 2025Updated 7 months ago
- A Things 3 inspired Todo Application built leveraging Supabase C# and Blazor/Maui☆18Sep 16, 2023Updated 2 years ago
- opensource NPU for LLM inference (this run gpt2)☆49Feb 16, 2026Updated 2 weeks ago
- A ROS2 interface to PyBullet☆13Feb 23, 2026Updated last week
- A TCP implementation over a tun device☆13Nov 23, 2025Updated 3 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- Julia wrapper to RED language API☆11Jul 3, 2017Updated 8 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 3 months ago
- MuJoCo motion planning library.☆21Feb 23, 2026Updated last week
- ☆14Sep 27, 2022Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆348Jan 12, 2018Updated 8 years ago
- LLM4DV☆16Sep 30, 2024Updated last year
- An effect similar to Microsoft's Acrylic material achieved in the Godot Engine.☆12Jun 24, 2023Updated 2 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- ☆10Jul 21, 2020Updated 5 years ago
- Notes on my ROS2 robots - their sensors, setup and operation☆15Feb 18, 2026Updated last week
- A minimal modern (Lua)TeX distribution☆15May 12, 2024Updated last year
- ☆15May 8, 2018Updated 7 years ago
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 4 years ago
- ☆19Jul 21, 2020Updated 5 years ago
- Project MANAS Official Website☆13Jan 10, 2022Updated 4 years ago