RISC-V RV32I CPU core
☆36Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for RISC-V-RV32I
Users that are interested in RISC-V-RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- A (very) simple 32-bit RISCV processor with a loaded Pong game to show it off☆11May 10, 2024Updated 2 years ago
- ☆16May 8, 2018Updated 8 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆14Apr 18, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA examples on Google Colab☆30Feb 24, 2026Updated 6 months ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆16Jun 4, 2023Updated 3 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- Design and Simulation of 1K * 32 bit SRAM memory design.☆23Dec 15, 2021Updated 4 years ago
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆33Nov 18, 2025Updated 10 months ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆29May 4, 2024Updated 2 years ago
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆27Mar 20, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Jul 9, 2026Updated 2 months ago
- Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs☆19Sep 2, 2019Updated 7 years ago
- ☆25Nov 4, 2023Updated 2 years ago
- ☆22Apr 24, 2023Updated 3 years ago
- SRAM☆24Sep 6, 2020Updated 6 years ago
- Verification IP for I2C protocol☆54Sep 22, 2021Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago
- STM32F4 LL Driver Examples☆42May 11, 2022Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆77May 8, 2021Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆61May 2, 2017Updated 9 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- website that plays video☆10May 8, 2023Updated 3 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last week
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32 开发板为核心，在ESP32开发板上接入了红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 5 years ago
- Raspberry PI Pico MPU6050 accelerometer stand-alone library written in C☆15Nov 14, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 6 years ago
- ☆13Jun 13, 2023Updated 3 years ago
- Set of various fonts that can be used on OLED displays where character glyph is rotated 90 degrees in clockwise direction.☆24Jan 27, 2025Updated last year
- ☆20Jan 2, 2026Updated 8 months ago
- A PIC32 project template working outside MPLAB X☆18Jan 24, 2023Updated 3 years ago
- Boilerplate for integrating unit testing in a PIC32 environment☆14Oct 4, 2017Updated 8 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year