RISC-V RV32I CPU core
☆36Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for RISC-V-RV32I
Users that are interested in RISC-V-RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆23Dec 15, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15May 8, 2018Updated 8 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- FPGA examples on Google Colab☆30Feb 24, 2026Updated 5 months ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆33Nov 18, 2025Updated 8 months ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆25Mar 20, 2025Updated last year
- ☆10Updated this week
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆25Nov 4, 2023Updated 2 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- A TCP implementation over a tun device☆14Jul 25, 2026Updated 2 weeks ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆71May 8, 2021Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆58May 2, 2017Updated 9 years ago
- ☆21Oct 29, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction s…☆19Dec 12, 2019Updated 6 years ago
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 5 years ago
- STLink library with WebUSB☆13Jan 2, 2022Updated 4 years ago
- ☆13Jun 13, 2023Updated 3 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- An advanced, next-gen debate evidence collector.☆12Apr 17, 2022Updated 4 years ago
- ☆20Jan 2, 2026Updated 7 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Tabroom.com Legacy Perl/Mason Code☆24Updated this week
- ☆20Jul 21, 2020Updated 6 years ago
- Estimating galaxy gas mass fractions using SDSS imaging☆13Nov 30, 2020Updated 5 years ago
- OpenFHE-Based Examples of Logistic Regression Training using Nesterov Accelerated Gradient Descent☆32May 21, 2025Updated last year
- ☆21Jul 24, 2026Updated 2 weeks ago
- FPGA-based FFT audio spectrum analyzer☆23Nov 19, 2017Updated 8 years ago
- An AVR project for a simple DIY mouse jiggler, using a minimal number of parts and simple software.☆12Oct 11, 2025Updated 10 months ago