RISC-V RV32I CPU core
☆36Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for RISC-V-RV32I
Users that are interested in RISC-V-RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 2, 2026Updated 3 weeks ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆16May 8, 2018Updated 8 years ago
- FPGA examples on Google Colab☆30Feb 24, 2026Updated 6 months ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆33Nov 18, 2025Updated 9 months ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆26Mar 20, 2025Updated last year
- ☆10Aug 13, 2026Updated 2 weeks ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆27May 4, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated last month
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆381Jan 12, 2018Updated 8 years ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Jul 9, 2026Updated last month
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆202Aug 11, 2026Updated 2 weeks ago
- ☆25Nov 4, 2023Updated 2 years ago
- ☆21Apr 24, 2023Updated 3 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- ☆24Apr 3, 2026Updated 4 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ring Oscillator Physically Unclonable Funtion☆29Sep 9, 2021Updated 4 years ago
- STM32F4 LL Driver Examples☆41May 11, 2022Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆74May 8, 2021Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆60May 2, 2017Updated 9 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Updated this week
- The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction s…☆19Dec 12, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 6 years ago
- ☆13Jun 13, 2023Updated 3 years ago
- ☆20Jan 2, 2026Updated 7 months ago
- JavaScript Virtual File System☆15May 4, 2022Updated 4 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆18Feb 9, 2025Updated last year
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago