RISC-V RV32I CPU core
☆36Mar 3, 2023Updated 3 years ago
Alternatives and similar repositories for RISC-V-RV32I
Users that are interested in RISC-V-RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated last year
- FPGA examples on Google Colab☆30Feb 24, 2026Updated 4 months ago
- ☆15May 8, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Apr 24, 2023Updated 3 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆58Nov 16, 2023Updated 2 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆16Oct 18, 2014Updated 11 years ago
- ☆10Jun 25, 2026Updated last week
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Oct 27, 2018Updated 7 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆366Jan 12, 2018Updated 8 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆200May 26, 2026Updated last month
- ☆25Nov 4, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆25Mar 20, 2025Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 2 months ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- Hardware Design of Ascon☆45Apr 13, 2026Updated 2 months ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆67May 8, 2021Updated 5 years ago
- ☆24Jun 23, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- ☆19Jul 21, 2020Updated 5 years ago
- The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction s…☆19Dec 12, 2019Updated 6 years ago
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 3 years ago
- STLink library with WebUSB☆12Jan 2, 2022Updated 4 years ago
- a simple command line tool for downloading YouTube video using node.js☆34Oct 11, 2013Updated 12 years ago
- An advanced, next-gen debate evidence collector.☆12Apr 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Boilerplate for integrating unit testing in a PIC32 environment☆14Oct 4, 2017Updated 8 years ago
- Project MANAS Official Website☆13Jan 10, 2022Updated 4 years ago
- An AVR project for a simple DIY mouse jiggler, using a minimal number of parts and simple software.☆12Oct 11, 2025Updated 8 months ago
- Dukaan Payout Assignment by Subhash☆10Sep 23, 2023Updated 2 years ago
- Tabroom.com Legacy Perl/Mason Code☆23Jun 24, 2026Updated last week
- Fast parser for Saleae Logic 2 binary export format (Digital only)☆22Mar 31, 2025Updated last year
- ☆18Dec 5, 2025Updated 6 months ago