ZipCPU / openartyLinks
An Open Source configuration of the Arty platform
☆132Updated last year
Alternatives and similar repositories for openarty
Users that are interested in openarty are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- VHDL library 4 FPGAs☆181Updated this week
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Collection of open-source peripherals in Verilog☆181Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 6 months ago
- Verilog wishbone components☆118Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- A Video display simulator☆173Updated 4 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- ☆137Updated 9 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Yet Another RISC-V Implementation☆97Updated last year
- CoreScore☆163Updated last month
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated 3 weeks ago
- CMod-S6 SoC☆42Updated 7 years ago
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 10 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago