ZipCPU / openarty
An Open Source configuration of the Arty platform
☆129Updated last year
Alternatives and similar repositories for openarty:
Users that are interested in openarty are comparing it to the libraries listed below
- A utility for Composing FPGA designs from Peripherals☆177Updated 4 months ago
- FuseSoC standard core library☆133Updated 3 weeks ago
- A wishbone controlled scope for FPGA's☆80Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆119Updated 8 years ago
- Yet Another RISC-V Implementation☆91Updated 7 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- VHDL library 4 FPGAs☆176Updated this week
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- Verilog wishbone components☆114Updated last year
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Extensible FPGA control platform☆59Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆245Updated 6 years ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Verilog implementation of a RISC-V core☆114Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆156Updated last month
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- ☆77Updated last year
- Experimental flows using nextpnr for Xilinx devices☆230Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- ☆69Updated last month
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month