ZipCPU / openartyLinks
An Open Source configuration of the Arty platform
☆131Updated last year
Alternatives and similar repositories for openarty
Users that are interested in openarty are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- FuseSoC standard core library☆147Updated 2 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- Collection of open-source peripherals in Verilog☆180Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated this week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- Verilog wishbone components☆117Updated last year
- A FPGA core for a simple SDRAM controller.☆120Updated 3 years ago
- ☆135Updated 8 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 3 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Example LED blinking project for your FPGA dev board of choice☆180Updated last week
- CoreScore☆162Updated last week
- A Video display simulator☆171Updated 3 months ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- CMod-S6 SoC☆42Updated 7 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆81Updated 5 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago