ZipCPU / openartyLinks
An Open Source configuration of the Arty platform
☆131Updated last year
Alternatives and similar repositories for openarty
Users that are interested in openarty are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆185Updated last year
- FuseSoC standard core library☆150Updated 2 weeks ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- A wishbone controlled scope for FPGA's☆85Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆124Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆154Updated 4 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Wishbone interconnect utilities☆43Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 9 months ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- VHDL library 4 FPGAs☆182Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- A Video display simulator☆174Updated 7 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆69Updated 7 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- Verilog wishbone components☆124Updated last year
- USB Serial on the TinyFPGA BX☆138Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated last week
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- CMod-S6 SoC☆44Updated 7 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- CoreScore☆171Updated last month
- A FPGA core for a simple SDRAM controller.☆122Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆93Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- A simple, basic, formally verified UART controller☆319Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated 2 months ago
- Verilog implementation of a RISC-V core☆133Updated 7 years ago