ZipCPU / openartyLinks
An Open Source configuration of the Arty platform
☆130Updated last year
Alternatives and similar repositories for openarty
Users that are interested in openarty are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- FuseSoC standard core library☆139Updated last week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- VHDL library 4 FPGAs☆179Updated this week
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Collection of open-source peripherals in Verilog☆177Updated 3 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Demo SoC for SiliconCompiler.☆59Updated last week
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- Verilog wishbone components☆115Updated last year
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Naive Educational RISC V processor☆83Updated 7 months ago
- ☆79Updated last year
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago